summaryrefslogtreecommitdiff
path: root/tests/test1/ref/alpha/timing/m5stats.txt
blob: 64d05099fa6b524d0b1a7e3c04db07e2a16e54ef (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

---------- Begin Simulation Statistics ----------
host_inst_rate                                 739858                       # Simulator instruction rate (inst/s)
host_mem_usage                                 147760                       # Number of bytes of host memory used
host_seconds                                     0.68                       # Real time elapsed on the host
host_tick_rate                                1006609                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500000                       # Number of instructions simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                      680774                       # Number of ticks simulated
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.num_insts                          500000                       # Number of instructions executed
system.cpu0.num_refs                           182203                       # Number of memory references
system.workload.PROG:num_syscalls                  18                       # Number of system calls

---------- End Simulation Statistics   ----------