1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
|
/*
* Copyright (c) 2014 ARM Limited
* All rights reserved
*
* The license below extends only to copyright in the software and shall
* not be construed as granting a license to any other intellectual
* property including but not limited to intellectual property relating
* to a hardware implementation of the functionality of the software
* licensed hereunder. You may use the software subject to the license
* terms below provided that you ensure that this notice is replicated
* unmodified and in its entirety in all distributions of the software,
* modified or unmodified, in source code or in binary form.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met: redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer;
* redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution;
* neither the name of the copyright holders nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Andrew Bardsley
* Abdul Mutaal Ahmad
*/
/**
* @file
*
* Example top level file for SystemC integration with C++-only
* instantiation.
*
* Build with something like:
*
* scons --without-python build/ARM/libgem5_opt.so
*
* g++ -std=c++0x -Ibuild/ARM -Isrc -DTRACING_ON \
* -o gem5cxx.opt -Lbuild/ARM -lgem5_opt \
* src/sim/sc_main_cxx.cc src/sim/cxx_stats.cc \
* src/sim/sc_module.cc src/sim/sc_logger.cc
*/
#include <cstdlib>
#include <iostream>
#include <sstream>
#include <systemc>
#include "base/statistics.hh"
#include "base/str.hh"
#include "base/trace.hh"
#include "cpu/base.hh"
#include "sim/cxx_config_ini.hh"
#include "sim/cxx_manager.hh"
#include "sim/init_signals.hh"
#include "sim/serialize.hh"
#include "sim/simulate.hh"
#include "sim/stat_control.hh"
#include "sim/system.hh"
#include "sc_logger.hh"
#include "sc_module.hh"
#include "stats.hh"
// Defining global string variable decalred in stats.hh
std::string filename;
void
usage(const std::string &prog_name)
{
std::cerr << "Usage: " << prog_name << (
" <config_file.ini> [ <option> ]\n\n"
"OPTIONS:\n"
" -p <object> <param> <value> -- set a parameter\n"
" -v <object> <param> <values> -- set a vector parameter from"
" a comma\n"
" separated values string\n"
" -d <flag> -- set a debug flag (-<flag>\n"
" clear a flag)\n"
" -s <dir> <ticks> -- save checkpoint to dir after"
" the given\n"
" number of ticks\n"
" -r <dir> -- restore checkpoint to dir\n"
" -c <from> <to> <ticks> -- switch from cpu 'from' to cpu"
" 'to' after\n"
" the given number of ticks\n"
"\n"
);
std::exit(EXIT_FAILURE);
}
class SimControl : public Gem5SystemC::Module
{
protected:
int argc;
char **argv;
CxxConfigManager *config_manager;
Gem5SystemC::Logger logger;
bool checkpoint_restore;
bool checkpoint_save;
bool switch_cpus;
std::string checkpoint_dir;
std::string from_cpu;
std::string to_cpu;
Tick pre_run_time;
Tick pre_switch_time;
public:
SC_HAS_PROCESS(SimControl);
SimControl(sc_core::sc_module_name name, int argc_, char **argv_);
void run();
};
SimControl::SimControl(sc_core::sc_module_name name,
int argc_, char **argv_) :
Gem5SystemC::Module(name),
argc(argc_),
argv(argv_)
{
SC_THREAD(run);
std::string prog_name(argv[0]);
unsigned int arg_ptr = 1;
if (argc == 1)
usage(prog_name);
cxxConfigInit();
/* Pass DPRINTF messages to SystemC */
Trace::setDebugLogger(&logger);
/* @todo need this as an option */
Gem5SystemC::setTickFrequency();
/* Make a SystemC-synchronising event queue and install it as the
* sole top level gem5 EventQueue */
Gem5SystemC::Module::setupEventQueues(*this);
if (sc_core::sc_get_time_resolution() !=
sc_core::sc_time(1, sc_core::SC_PS))
{
fatal("Time resolution must be set to 1 ps for gem5 to work");
}
/* Enable keyboard interrupt, async I/O etc. */
initSignals();
/* Enable stats */
Stats::initSimStats();
Stats::registerHandlers(CxxConfig::statsReset, CxxConfig::statsDump);
Trace::enable();
setDebugFlag("Terminal");
checkpoint_restore = false;
checkpoint_save = false;
switch_cpus = false;
checkpoint_dir = "";
from_cpu = "";
to_cpu = "";
pre_run_time = 1000000;
pre_switch_time = 1000000;
const std::string config_file(argv[arg_ptr]);
CxxConfigFileBase *conf = new CxxIniFile();
if (!conf->load(config_file.c_str()))
fatal("Can't open config file: %s", config_file);
arg_ptr++;
config_manager = new CxxConfigManager(*conf);
try {
while (arg_ptr < argc) {
std::string option(argv[arg_ptr]);
arg_ptr++;
unsigned num_args = argc - arg_ptr;
if (option == "-p") {
if (num_args < 3)
usage(prog_name);
config_manager->setParam(argv[arg_ptr], argv[arg_ptr + 1],
argv[arg_ptr + 2]);
arg_ptr += 3;
} else if (option == "-v") {
std::vector<std::string> values;
if (num_args < 3)
usage(prog_name);
tokenize(values, argv[2], ',');
config_manager->setParamVector(argv[arg_ptr],
argv[arg_ptr], values);
arg_ptr += 3;
} else if (option == "-d") {
if (num_args < 1)
usage(prog_name);
if (argv[arg_ptr][0] == '-')
clearDebugFlag(argv[arg_ptr] + 1);
else
setDebugFlag(argv[arg_ptr]);
arg_ptr++;
} else if (option == "-r") {
if (num_args < 1)
usage(prog_name);
checkpoint_dir = argv[arg_ptr];
checkpoint_restore = true;
arg_ptr++;
} else if (option == "-s") {
if (num_args < 2)
usage(prog_name);
checkpoint_dir = argv[arg_ptr];
std::istringstream(argv[arg_ptr + 1]) >> pre_run_time;
checkpoint_save = true;
arg_ptr += 2;
} else if (option == "-c") {
if (num_args < 3)
usage(prog_name);
switch_cpus = true;
from_cpu = argv[arg_ptr];
to_cpu = argv[arg_ptr + 1];
std::istringstream(argv[arg_ptr + 2]) >> pre_switch_time;
arg_ptr += 3;
} else {
usage(prog_name);
}
}
} catch (CxxConfigManager::Exception &e) {
fatal("Config problem in sim object %s: %s", e.name, e.message);
}
if (checkpoint_save && checkpoint_restore) {
fatal("Don't try to save and restore a checkpoint in the same"
"run");
}
CxxConfig::statsEnable();
getEventQueue(0)->dump();
try {
config_manager->instantiate();
} catch (CxxConfigManager::Exception &e) {
fatal("Config problem in sim object %s: %s", e.name, e.message);
}
}
void SimControl::run()
{
EventQueue *eventq = getEventQueue(0);
GlobalSimLoopExitEvent *exit_event = NULL;
/* There *must* be no scheduled events yet */
fatal_if(!eventq->empty(), "There must be no posted events"
" before SimControl::run");
try {
if (checkpoint_restore) {
std::cerr << "Restoring checkpoint\n";
CheckpointIn *checkpoint = new CheckpointIn(checkpoint_dir,
config_manager->getSimObjectResolver());
/* Catch SystemC up with gem5 after checkpoint restore.
* Note that gem5 leading SystemC is always a violation of the
* required relationship between the two, hence this careful
* catchup */
DrainManager::instance().preCheckpointRestore();
Serializable::unserializeGlobals(*checkpoint);
Tick systemc_time = sc_core::sc_time_stamp().value();
if (curTick() > systemc_time) {
Tick wait_period = curTick() - systemc_time;
std::cerr << "Waiting for " << wait_period << "ps for"
" SystemC to catch up to gem5\n";
wait(sc_core::sc_time::from_value(wait_period));
}
config_manager->loadState(*checkpoint);
config_manager->startup();
config_manager->drainResume();
std::cerr << "Restored from Checkpoint\n";
} else {
config_manager->initState();
config_manager->startup();
}
} catch (CxxConfigManager::Exception &e) {
fatal("Config problem in sim object %s: %s", e.name, e.message);
}
fatal_if(eventq->empty(), "No events to process after system startup");
if (checkpoint_save) {
exit_event = simulate(pre_run_time);
unsigned int drain_count = 1;
do {
drain_count = config_manager->drain();
std::cerr << "Draining " << drain_count << '\n';
if (drain_count > 0) {
exit_event = simulate();
}
} while (drain_count > 0);
std::cerr << "Simulation stop at tick " << curTick()
<< ", cause: " << exit_event->getCause() << '\n';
std::cerr << "Checkpointing\n";
/* FIXME, this should really be serialising just for
* config_manager rather than using serializeAll's ugly
* SimObject static object list */
Serializable::serializeAll(checkpoint_dir);
std::cerr << "Completed checkpoint\n";
config_manager->drainResume();
}
if (switch_cpus) {
exit_event = simulate(pre_switch_time);
std::cerr << "Switching CPU\n";
/* Assume the system is called system */
System &system = config_manager->getObject<System>("system");
BaseCPU &old_cpu = config_manager->getObject<BaseCPU>(from_cpu);
BaseCPU &new_cpu = config_manager->getObject<BaseCPU>(to_cpu);
unsigned int drain_count = 1;
do {
drain_count = config_manager->drain();
std::cerr << "Draining " << drain_count << '\n';
if (drain_count > 0) {
exit_event = simulate();
}
} while (drain_count > 0);
old_cpu.switchOut();
system.setMemoryMode(Enums::timing);
new_cpu.takeOverFrom(&old_cpu);
config_manager->drainResume();
std::cerr << "Switched CPU\n";
}
exit_event = simulate();
std::cerr << "Exit at tick " << curTick()
<< ", cause: " << exit_event->getCause() << '\n';
getEventQueue(0)->dump();
#if TRY_CLEAN_DELETE
config_manager->deleteObjects();
#endif
}
int
sc_main(int argc, char **argv)
{
SimControl sim_control("gem5", argc, argv);
filename = "m5out/stats-systemc.txt";
sc_core::sc_start();
CxxConfig::statsDump();
return EXIT_SUCCESS;
}
|