summaryrefslogtreecommitdiff
path: root/Display-Class-Methods/cl827b.h
blob: f85bfc27356e8a3c174b43f15af737ff43894a47 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
/* 
 * Copyright (c) 1993-2014, NVIDIA CORPORATION. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in 
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */


#ifndef _cl827b_h_
#define _cl827b_h_

#ifdef __cplusplus
extern "C" {
#endif

#define NV827B_OVERLAY_IMM_CHANNEL_PIO                                          (0x0000827B)

typedef volatile struct {
    NvV32 Reserved00[0x2];
    NvV32 Free;                                                                 // 0x00000008 - 0x0000000B
    NvV32 Reserved01[0x1D];
    NvV32 Update;                                                               // 0x00000080 - 0x00000083
    NvV32 SetPointOut;                                                          // 0x00000084 - 0x00000087
    NvV32 AwakenOnceFlippedTo;                                                  // 0x00000088 - 0x0000008B
    NvV32 Reserved02[0x3DD];
} G82DispOverlayImmControlPio;

#define NV827B_FREE                                                             (0x00000008)
#define NV827B_FREE_COUNT                                                       5:0
#define NV827B_UPDATE                                                           (0x00000080)
#define NV827B_UPDATE_INTERLOCK_WITH_CORE                                       0:0
#define NV827B_UPDATE_INTERLOCK_WITH_CORE_DISABLE                               (0x00000000)
#define NV827B_UPDATE_INTERLOCK_WITH_CORE_ENABLE                                (0x00000001)
#define NV827B_SET_POINT_OUT                                                    (0x00000084)
#define NV827B_SET_POINT_OUT_X                                                  15:0
#define NV827B_SET_POINT_OUT_Y                                                  31:16
#define NV827B_AWAKEN_ONCE_FLIPPED_TO                                           (0x00000088)
#define NV827B_AWAKEN_ONCE_FLIPPED_TO_AWAKEN_COUNT                              11:0

#ifdef __cplusplus
};     /* extern "C" */
#endif
#endif // _cl827b_h