summaryrefslogtreecommitdiff
path: root/include/configs/amcore.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/configs/amcore.h')
-rw-r--r--include/configs/amcore.h110
1 files changed, 0 insertions, 110 deletions
diff --git a/include/configs/amcore.h b/include/configs/amcore.h
deleted file mode 100644
index 26d6fef..0000000
--- a/include/configs/amcore.h
+++ /dev/null
@@ -1,110 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0+ */
-/*
- * Sysam AMCORE board configuration
- *
- * (C) Copyright 2016 Angelo Dureghello <angelo@sysam.it>
- */
-
-#ifndef __AMCORE_CONFIG_H
-#define __AMCORE_CONFIG_H
-
-#define CONFIG_HOSTNAME "AMCORE"
-
-#define CONFIG_MCFTMR
-#define CONFIG_MCFUART
-#define CONFIG_SYS_UART_PORT 0
-#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
-
-#define CONFIG_BOOTCOMMAND "bootm ffc20000"
-#define CONFIG_EXTRA_ENV_SETTINGS \
- "upgrade_uboot=loady; " \
- "protect off 0xffc00000 0xffc1ffff; " \
- "erase 0xffc00000 0xffc1ffff; " \
- "cp.b 0x20000 0xffc00000 ${filesize}\0" \
- "upgrade_kernel=loady; " \
- "erase 0xffc20000 0xffefffff; " \
- "cp.b 0x20000 0xffc20000 ${filesize}\0" \
- "upgrade_jffs2=loady; " \
- "erase 0xfff00000 0xffffffff; " \
- "cp.b 0x20000 0xfff00000 ${filesize}\0"
-
-/* undef to save memory */
-
-#define CONFIG_SYS_LOAD_ADDR 0x20000 /* default load address */
-
-#define CONFIG_SYS_MEMTEST_START 0x0
-#define CONFIG_SYS_MEMTEST_END 0x1000000
-
-#define CONFIG_SYS_HZ 1000
-
-#define CONFIG_SYS_CLK 45000000
-#define CONFIG_SYS_CPU_CLK (CONFIG_SYS_CLK * 2)
-/* Register Base Addrs */
-#define CONFIG_SYS_MBAR 0x10000000
-/* Definitions for initial stack pointer and data area (in DPRAM) */
-#define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
-/* size of internal SRAM */
-#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
-#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
- GENERATED_GBL_DATA_SIZE)
-#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
-
-#define CONFIG_SYS_SDRAM_BASE 0x00000000
-#define CONFIG_SYS_SDRAM_SIZE 0x1000000
-#define CONFIG_SYS_FLASH_BASE 0xffc00000
-#define CONFIG_SYS_MAX_FLASH_BANKS 1
-#define CONFIG_SYS_MAX_FLASH_SECT 1024
-#define CONFIG_SYS_FLASH_ERASE_TOUT 1000
-
-/* amcore design has flash data bytes wired swapped */
-#define CONFIG_SYS_WRITE_SWAPPED_DATA
-/* reserve 128-4KB */
-#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
-#define CONFIG_SYS_MONITOR_LEN ((128 - 4) * 1024)
-#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
-#define CONFIG_SYS_BOOTPARAMS_LEN (64 * 1024)
-
-#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + \
- CONFIG_SYS_MONITOR_LEN)
-#define CONFIG_ENV_SIZE 0x1000
-#define CONFIG_ENV_SECT_SIZE 0x1000
-
-#define LDS_BOARD_TEXT \
- . = DEFINED(env_offset) ? env_offset : .; \
- env/embedded.o(.text*);
-
-/* memory map space for linux boot data */
-#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
-
-/*
- * Cache Configuration
- *
- * Special 8K version 3 core cache.
- * This is a single unified instruction/data cache.
- * sdram - single region - no masks
- */
-#define CONFIG_SYS_CACHELINE_SIZE 16
-
-#define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
- CONFIG_SYS_INIT_RAM_SIZE - 8)
-#define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
- CONFIG_SYS_INIT_RAM_SIZE - 4)
-#define CONFIG_SYS_ICACHE_INV (CF_CACR_CINVA)
-#define CONFIG_SYS_CACHE_ACR0 (CF_ACR_CM_WT | CF_ACR_SM_ALL | \
- CF_ACR_EN)
-#define CONFIG_SYS_CACHE_ICACR (CF_CACR_DCM_P | CF_CACR_ESB | \
- CF_CACR_EC)
-
-/* CS0 - AMD Flash, address 0xffc00000 */
-#define CONFIG_SYS_CS0_BASE (CONFIG_SYS_FLASH_BASE>>16)
-/* 4MB, AA=0,V=1 C/I BIT for errata */
-#define CONFIG_SYS_CS0_MASK 0x003f0001
-/* WS=10, AA=1, PS=16bit (10) */
-#define CONFIG_SYS_CS0_CTRL 0x1980
-/* CS1 - DM9000 Ethernet Controller, address 0x30000000 */
-#define CONFIG_SYS_CS1_BASE 0x3000
-#define CONFIG_SYS_CS1_MASK 0x00070001
-#define CONFIG_SYS_CS1_CTRL 0x0100
-
-#endif /* __AMCORE_CONFIG_H */
-