summaryrefslogtreecommitdiff
path: root/include/configs/tegra30-common.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/configs/tegra30-common.h')
-rw-r--r--include/configs/tegra30-common.h61
1 files changed, 0 insertions, 61 deletions
diff --git a/include/configs/tegra30-common.h b/include/configs/tegra30-common.h
deleted file mode 100644
index 54bc675..0000000
--- a/include/configs/tegra30-common.h
+++ /dev/null
@@ -1,61 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0+ */
-/*
- * (C) Copyright 2010-2012
- * NVIDIA Corporation <www.nvidia.com>
- */
-
-#ifndef _TEGRA30_COMMON_H_
-#define _TEGRA30_COMMON_H_
-#include "tegra-common.h"
-
-/*
- * NS16550 Configuration
- */
-#define V_NS16550_CLK 408000000 /* 408MHz (pllp_out0) */
-
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_STACKBASE 0x83800000 /* 56MB */
-
-/*
- * Memory layout for where various images get loaded by boot scripts:
- *
- * scriptaddr can be pretty much anywhere that doesn't conflict with something
- * else. Put it above BOOTMAPSZ to eliminate conflicts.
- *
- * pxefile_addr_r can be pretty much anywhere that doesn't conflict with
- * something else. Put it above BOOTMAPSZ to eliminate conflicts.
- *
- * kernel_addr_r must be within the first 128M of RAM in order for the
- * kernel's CONFIG_AUTO_ZRELADDR option to work. Since the kernel will
- * decompress itself to 0x8000 after the start of RAM, kernel_addr_r
- * should not overlap that area, or the kernel will have to copy itself
- * somewhere else before decompression. Similarly, the address of any other
- * data passed to the kernel shouldn't overlap the start of RAM. Pushing
- * this up to 32M allows for a sizable kernel to be decompressed below the
- * compressed load address.
- *
- * fdt_addr_r simply shouldn't overlap anything else. Choosing 48M allows for
- * the compressed kernel to be up to 32M too.
- *
- * ramdisk_addr_r simply shouldn't overlap anything else. Choosing 49M allows
- * for the FDT/DTB to be up to 1M, which is hopefully plenty.
- */
-#define CONFIG_LOADADDR 0x81000000
-#define MEM_LAYOUT_ENV_SETTINGS \
- "scriptaddr=0x90000000\0" \
- "pxefile_addr_r=0x90100000\0" \
- "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
- "fdt_addr_r=0x83000000\0" \
- "ramdisk_addr_r=0x83100000\0"
-
-/* Defines for SPL */
-#define CONFIG_SYS_SPL_MALLOC_START 0x80090000
-#define CONFIG_SPL_STACK 0x800ffffc
-
-/* For USB EHCI controller */
-#define CONFIG_EHCI_IS_TDI
-#define CONFIG_USB_EHCI_TXFIFO_THRESH 0x10
-
-#endif /* _TEGRA30_COMMON_H_ */