summaryrefslogtreecommitdiff
path: root/include/dt-bindings/clock/r8a7794-cpg-mssr.h
blob: 6314e23b51af5be9a019a89ac2791c03bf69c57a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
/* SPDX-License-Identifier: GPL-2.0+
 *
 * Copyright (C) 2015 Renesas Electronics Corp.
 */

#ifndef __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a7794 CPG Core Clocks */
#define R8A7794_CLK_Z2			0
#define R8A7794_CLK_ZG			1
#define R8A7794_CLK_ZTR			2
#define R8A7794_CLK_ZTRD2		3
#define R8A7794_CLK_ZT			4
#define R8A7794_CLK_ZX			5
#define R8A7794_CLK_ZS			6
#define R8A7794_CLK_HP			7
#define R8A7794_CLK_I			8
#define R8A7794_CLK_B			9
#define R8A7794_CLK_LB			10
#define R8A7794_CLK_P			11
#define R8A7794_CLK_CL			12
#define R8A7794_CLK_CP			13
#define R8A7794_CLK_M2			14
#define R8A7794_CLK_ADSP		15
#define R8A7794_CLK_ZB3			16
#define R8A7794_CLK_ZB3D2		17
#define R8A7794_CLK_DDR			18
#define R8A7794_CLK_SDH			19
#define R8A7794_CLK_SD0			20
#define R8A7794_CLK_SD2			21
#define R8A7794_CLK_SD3			22
#define R8A7794_CLK_MMC0		23
#define R8A7794_CLK_MP			24
#define R8A7794_CLK_QSPI		25
#define R8A7794_CLK_CPEX		26
#define R8A7794_CLK_RCAN		27
#define R8A7794_CLK_R			28
#define R8A7794_CLK_OSC			29

#endif /* __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__ */