summaryrefslogtreecommitdiff
path: root/ReferenceCode/Haswell/SampleCode/SecCore/CpuRcSec.cif
diff options
context:
space:
mode:
Diffstat (limited to 'ReferenceCode/Haswell/SampleCode/SecCore/CpuRcSec.cif')
-rw-r--r--ReferenceCode/Haswell/SampleCode/SecCore/CpuRcSec.cif20
1 files changed, 20 insertions, 0 deletions
diff --git a/ReferenceCode/Haswell/SampleCode/SecCore/CpuRcSec.cif b/ReferenceCode/Haswell/SampleCode/SecCore/CpuRcSec.cif
new file mode 100644
index 0000000..0bc0424
--- /dev/null
+++ b/ReferenceCode/Haswell/SampleCode/SecCore/CpuRcSec.cif
@@ -0,0 +1,20 @@
+<component>
+ name = "CpuRcSec"
+ category = ModulePart
+ LocalRoot = "ReferenceCode\Haswell\SampleCode\SecCore"
+ RefName = "CpuRcSec"
+[files]
+"CpuRcSec.mak"
+"CpuRcSec.sdl"
+"Sec\Ia32\Chipset.inc"
+"Sec\Ia32\CpuRcSec.asm"
+"Sec\Ia32\CrcSecPpi.c"
+"Sec\Ia32\Flat32.asm"
+"Sec\Ia32\Ia32.inc"
+"Sec\Ia32\SecFlat32.inc"
+"Sec\Ia32\Platform.inc"
+"Sec\Ia32\ResetVec.asm"
+"Sec\Ia32\ResetVec.raw"
+"Sec\Ia32\SecCore.inc"
+"Sec\Ia32\SecStartup.c"
+<endComponent>