1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
// This AMI Setup Script Processor (SSP) file contains setup items that
// are related to the CMOS Manager.
//*************************************************************************
//*************************************************************************
//** **
//** (C)Copyright 1985-2011, American Megatrends, Inc. **
//** **
//** All Rights Reserved. **
//** **
//** 5555 Oakbrook Parkway, Suite 200, Norcross, GA 30093 **
//** **
//** Phone: (770)-246-8600 **
//** **
//*************************************************************************
//*************************************************************************
//*************************************************************************
// $Header: /Alaska/BIN/Chipset/Intel/SouthBridge/LynxPoint/Intel Pch SB Board/Sb.ssp 1 2/08/12 8:23a Yurenlai $
//
// $Revision: 1 $
//
// $Date: 2/08/12 8:23a $
//*************************************************************************
// Revision History
// ----------------
// $Log: /Alaska/BIN/Chipset/Intel/SouthBridge/LynxPoint/Intel Pch SB Board/Sb.ssp $
//
// 1 2/08/12 8:23a Yurenlai
// Intel Lynx Point/SB eChipset initially releases.
//
//*************************************************************************
//---------------------------------------------------------------------------
// CMOS manager starts auto-assigning at 0x40
//
// This is a typical CMOS usage arrangement.
// (Note: these locations are not currently reserverd by default.)
//---------------------------------------------------------------------------
//
// 0x00..0x3F Legacy CMOS area, used by CSM
// 0x40..0x7F OEM/ODM
// 0x80..0xBF Chipset
// 0xC0..0xFF Core+Technologies
//
// This is the format of a CMOS token defintion:
//---------------------------------------------------------------------------
// NvramField (TOKEN_NAME)
// OptionBits = integer // how many bits to use
// [Default = integer] // assembler format "xxxh"
// [CheckSum = YES | NO] // include=YES | exclude=NO
// [Location = cmos address, clobber mask] // CMOS register, size/offset
// EndNvramField
//-----------------------------------------------------------------
// TODO: Check if all 8 bits are needed for each of these locations
//-----------------------------------------------------------------
NvramField (SB_SSP_NMI_CONTROL_BITS)
OptionBits = 8
Default = 00h
CheckSum = NO
Location = MKF_SB_CMOS_MISC_FLAG_REG, 003h
EndNvramField
//*************************************************************************
//*************************************************************************
//** **
//** (C)Copyright 1985-2011, American Megatrends, Inc. **
//** **
//** All Rights Reserved. **
//** **
//** 5555 Oakbrook Parkway, Suite 200, Norcross, GA 30093 **
//** **
//** Phone: (770)-246-8600 **
//** **
//*************************************************************************
//*************************************************************************
|
