1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
//*************************************************************************
//*************************************************************************
//** **
//** (C)Copyright 1985-2011, American Megatrends, Inc. **
//** **
//** All Rights Reserved. **
//** **
//** 5555 Oakbrook Parkway, Suite 200, Norcross, GA 30093 **
//** **
//** Phone: (770)-246-8600 **
//** **
//*************************************************************************
//*************************************************************************
//*************************************************************************
// $Header: /Alaska/BIN/Chipset/Intel/SouthBridge/LynxPoint/Intel Pch SB Chipset/SB Protocols/SBPlatformData.h 3 4/24/13 6:50a Scottyang $
//
// $Revision: 3 $
//
// $Date: 4/24/13 6:50a $
//*************************************************************************
// Revision History
// ----------------
// $Log: /Alaska/BIN/Chipset/Intel/SouthBridge/LynxPoint/Intel Pch SB Chipset/SB Protocols/SBPlatformData.h $
//
// 3 4/24/13 6:50a Scottyang
// [TAG] EIP82149
// [Category] Improvement
// [Description] Intel(R) 8 Series Chipset Family Deep Sx and CPU
// Soft-Strap BIOS Override Co-Existence Issue. If the soft-strap override
// feature is required and enabled, BIOS must disable Deep Sx
// functionality.
// [Files] SBDxe.c, SB.sd, SBPlatformData.h
//
// 2 10/16/12 5:15a Scottyang
// [TAG] None
//
// [Category] Improvement
//
// [Description] One rom for two chip and one chip.
// [Files] SPPEIBoard.c, SB.sd, SBDxe.c, SBPEI.c, PCH.asl,
// SBPlatformData.h
//
// 1 2/08/12 8:26a Yurenlai
// Intel Lynx Point/SB eChipset initially releases.
//
//*************************************************************************
//<AMI_FHDR_START>
//
// Name: SBPlatformData.h
//
// Description: SB Specific Setup Variables and Structures
//
//<AMI_FHDR_END>
//**********************************************************************
#ifndef _SB_PLATFORM_DATA_H_
#define _SB_PLATFORM_DATA_H_
#ifdef __cplusplus
extern "C" {
#endif
#pragma pack(1)
typedef struct _SB_PLATFORM_DATA
{
UINT8 PchHotLevelPresent;
UINT8 GbePciePortNum;
UINT8 PcieSBDE;
UINT8 PchRid;
UINT8 LPTType;
UINT8 HideDeepSx; // [EIP82149]
}SB_PLATFORM_DATA;
#pragma pack()
/****** DO NOT WRITE BELOW THIS LINE *******/
#ifdef __cplusplus
}
#endif
#endif
//*************************************************************************
//*************************************************************************
//** **
//** (C)Copyright 1985-2011, American Megatrends, Inc. **
//** **
//** All Rights Reserved. **
//** **
//** 5555 Oakbrook Parkway, Suite 200, Norcross, GA 30093 **
//** **
//** Phone: (770)-246-8600 **
//** **
//*************************************************************************
//*************************************************************************
|
