blob: 6b070fd1f028d498b38456e00aae153c240a51dd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/** @file
General IOBP data structure and register definitions.
@copyright
Copyright (c) 2009 - 2012 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains an 'Intel Peripheral Driver' and uniquely
identified as "Intel Reference Module" and is
licensed for Intel CPUs and chipsets under the terms of your
license agreement with Intel or your vendor. This file may
be modified by the user, subject to additional terms of the
license agreement
**/
#ifndef _IOBP_DEFINITIONS_H_
#define _IOBP_DEFINITIONS_H_
#include "Library/PchPlatformLib.h"
#define IOBP_ADDR(portid, type, lane, block, offset) \
((UINT32) (((portid) << 24) + ((type) << 14) + ((lane) << 8) + (block << 6) + offset))
#define IOBP_PLP_ADDR(portid, type, lane, offset) \
((UINT32) (((portid) << 24) + ((type) << 14) + ((lane) << 8) + offset))
#define PCH_SATA_RXEQ_ID(port, genspeed) \
((UINT32) (((port) << 8) + genspeed))
typedef struct _IOBP_MMIO_TABLE_STRUCT {
UINT32 Address;
UINT32 AndMask;
UINT32 OrMask;
} IOBP_MMIO_TABLE_STRUCT;
typedef struct IOBP_MMIO_ADDRESS_STRUCT {
UINT32 Address;
} IOBP_MMIO_ADDRESS;
typedef struct _IOBP_SATA_TRACE_TABLE {
UINT32 TraceId;
UINT32 Address;
UINT32 AndMask;
} IOBP_SATA_RXEQ_TABLE;
#endif
|
