1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
|
/** @file
Header file for PCH Initialization Driver.
@copyright
Copyright (c) 1999 - 2013 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains an 'Intel Peripheral Driver' and uniquely
identified as "Intel Reference Module" and is
licensed for Intel CPUs and chipsets under the terms of your
license agreement with Intel or your vendor. This file may
be modified by the user, subject to additional terms of the
license agreement
**/
#ifndef _PCH_INITIALIZATION_DRIVER_H_
#define _PCH_INITIALIZATION_DRIVER_H_
//
// External include files do NOT need to be explicitly specified in real EDKII
// environment
//
#if !defined(EDK_RELEASE_VERSION) || (EDK_RELEASE_VERSION < 0x00020000)
#include "EdkIIGlueDxe.h"
#include "EfiScriptLib.h"
//
// Driver Consumed Protocol Prototypes
//
#include EFI_PROTOCOL_CONSUMER (PchPlatformPolicy)
#include EFI_PROTOCOL_CONSUMER (BootScriptSave)
#include EFI_PROTOCOL_CONSUMER (ExitPmAuth)
#include EFI_PROTOCOL_CONSUMER (PchS3Support)
#include EFI_PROTOCOL_PRODUCER (PchInfo)
#include EFI_PROTOCOL_CONSUMER (DriverSupportedEfiVersion)
#include EFI_GUID_DEFINITION (ChipsetInitHob)
#include "PchAccess.h"
#include "PchPlatformLib.h"
#include "PchPciExpressHelpersLib.h"
#include "PchUsbCommon.h"
#include "PchHsio.h"
#include "Pci22.h"
#include "IobpDefinitions.h"
#include "RcFviDxeLib.h"
#include "PchInitVar.h"
#include "PchAslUpdateLib.h"
#endif
#define AZALIA_MAX_LOOP_TIME 10
#define AZALIA_WAIT_PERIOD 100
#define AZALIA_MAX_SID_NUMBER_PCH_H 4
#define AZALIA_MAX_SID_NUMBER_PCH_LP 2
#define AZALIA_MAX_SID_MASK_PCH_H ((1 << AZALIA_MAX_SID_NUMBER_PCH_H) - 1)
#define AZALIA_MAX_SID_MASK_PCH_LP ((1 << AZALIA_MAX_SID_NUMBER_PCH_LP) - 1)
//
// CPUID and MSR definitions
//
#define CPUID_VERSION_INFO 0x1
#define CPUID_FULL_FAMILY_MODEL 0x0FFF0FF0
#define CPUID_FULL_STEPPING 0x0000000F
#define CPUID_FULL_FAMILY_MODEL_HASWELL 0x000306C0
#define CPUID_FULL_FAMILY_MODEL_HASWELL_ULT 0x00040650
#define CPUID_FULL_FAMILY_MODEL_CRYSTALWELL 0x00040660
#define MSR_TEMPERATURE_TARGET 0x000001A2
typedef enum {
//
// Haswell Family Stepping
//
EnumHswA0 = 1,
EnumHswB0,
EnumHswC0,
EnumHswD0,
//
// Haswell ULT Family Stepping
//
EnumHswUltB0 = 0,
EnumHswUltC0,
//
// Crystalwell Family Stepping
//
EnumCrwB0 = 0,
EnumCrwC0,
EnumCrwD0,
EnumCpuSteppingMax = CPUID_FULL_STEPPING
} CPU_STEPPING;
#pragma pack(1)
typedef union _MSR_REGISTER {
UINT64 Qword;
struct _DWORDS {
UINT32 Low;
UINT32 High;
} Dwords;
struct _BYTES {
UINT8 FirstByte;
UINT8 SecondByte;
UINT8 ThirdByte;
UINT8 FouthByte;
UINT8 FifthByte;
UINT8 SixthByte;
UINT8 SeventhByte;
UINT8 EighthByte;
} Bytes;
} MSR_REGISTER;
typedef struct {
UINT32 RegEax;
UINT32 RegEbx;
UINT32 RegEcx;
UINT32 RegEdx;
} EFI_CPUID_REGISTER;
#pragma pack()
typedef struct {
EFI_PCH_INFO_PROTOCOL PchInfo;
} PCH_INSTANCE_PRIVATE_DATA;
#define IS_PCH_H_EHCI(DeviceNumber, FunctionNumber) \
( \
(DeviceNumber == PCI_DEVICE_NUMBER_PCH_USB && FunctionNumber == PCI_FUNCTION_NUMBER_PCH_EHCI) || \
(DeviceNumber == PCI_DEVICE_NUMBER_PCH_USB_EXT && FunctionNumber == PCI_FUNCTION_NUMBER_PCH_EHCI2) \
)
#define IS_PCH_LP_EHCI(DeviceNumber, FunctionNumber) \
( \
(DeviceNumber == PCI_DEVICE_NUMBER_PCH_USB && FunctionNumber == PCI_FUNCTION_NUMBER_PCH_EHCI) \
)
//
// Data definitions
//
extern EFI_HANDLE mImageHandle;
///
/// SVID / SID init table entry
///
typedef struct {
UINT8 DeviceNumber;
UINT8 FunctionNumber;
UINT8 SvidRegOffset;
} PCH_SVID_SID_INIT_ENTRY;
#define PCH_FVI_STRING "Reference Code - PCH - Lynxpoint"
#define PCH_FVI_SMBIOS_TYPE 0xDD
#define PCH_FVI_SMBIOS_INSTANCE 0x04
#define PCH_CRID_STATUS "PCH-CRID Status"
#define PCH_CRID_ORIGINAL_VALUE "PCH-CRID Original Value"
#define PCH_CRID_NEW_VALUE "PCH-CRID New Value"
#define PCH_CRID_ENABLED "Enabled "
#define PCH_CRID_DISABLED "Disabled"
#define PCH_LPTLPBX_HSIO_STRING "LPTLp Bx Hsio Version"
#define PCH_LPTHB0_HSIO_STRING "LPTH B0 Hsio Version"
#define PCH_LPTHCX_HSIO_STRING "LPTH Cx Hsio Version"
#define PCH_CRID_VERSION \
{ \
0xFF, 0xFF, 0xFF, 0xFFFF \
}
#define RAID_FVI_STRING "OPROM - RST - RAID"
#define RAID_RC_VERSION \
{ \
0xFF, 0xFF, 0xFF, 0xFFFF \
}
enum {
RC_VER = 0,
CRID_STATUS,
CRID_ORIGINAL,
CRID_NEW,
RAID_VER,
HSIO_LPTLPAX_VER,
HSIO_LPTLPBX_VER,
HSIO_LPTHB0_VER,
HSIO_LPTHCX_VER
} PCH_FVI_INDEX;
extern FVI_ELEMENT_AND_FUNCTION mPchFviElementsData[];
extern FVI_DATA_HUB_CALLBACK_CONTEXT mPchFviVersionData;
extern UINTN mPchFviElements;
//
// Function Prototype
//
/**
Configures PCH IOBP and stores this configuration in S3 boot script
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in] Address Address of the IOBP register block
@param[in] AndMask Mask to AND with the register
@param[in] OrMask Mask to OR with the register
**/
VOID
ProgramIobpWithScript (
IN UINT32 RootComplexBar,
IN UINT32 Address,
IN UINT32 AndMask,
IN UINT32 OrMask
);
/**
Configures 32-bit MMIO register and stores this configuration in S3 boot script
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in] Address Address of the IOBP register block
@param[in] AndMask Mask to AND with the register
@param[in] OrMask Mask to OR with the register
**/
VOID
MmioAndThenOr32WithScript (
IN UINTN Address,
IN UINT32 AndMask,
IN UINT32 OrMask
);
/**
Detect and initialize the type of codec (AC'97 and HDA) present in the system.
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in] AzaliaEnable Returned with TRUE if Azalia High Definition Audio codec
is detected and initialized.
@retval EFI_SUCCESS Codec is detected and initialized.
@retval EFI_OUT_OF_RESOURCES Failed to allocate resources to initialize the codec.
**/
EFI_STATUS
ConfigureAzalia (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar,
IN OUT BOOLEAN *AzaliaEnable
);
/**
Configure miscellaneous power management settings
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in] GpioBase GPIO base address of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureMiscPm (
DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
UINT32 RootComplexBar,
UINT16 GpioBase
);
/**
Configure additional power management settings
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureAdditionalPm (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
);
/**
Configure deep Sx programming
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ProgramDeepSx (
DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
UINT32 RootComplexBar
);
/**
Perform miscellany PCH initialization
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in, out] FuncDisableReg The value of Function disable register
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureMiscItems (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar,
IN OUT UINT32 *FuncDisableReg
);
/**
Initialize LAN device. Reference: PCH BIOS Spec Rev 0.5.0,
10.2 Enabling / Disabling the Internal GbE Controller
** NOTE:
- The platform reset mandated by GbE enabling / disabling is handled
in PchInit PEIM. Platform PEI code is responsible for calling PCH Init PPI
- (BUC register setting is also done in the PCH Init PPI)
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar address of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureLan (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
);
/**
Configures PCH USB controller
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in, out] FuncDisableReg Function Disable Register
@retval EFI_INVALID_PARAMETER The parameter of PchPlatformPolicy is invalid
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureUsb (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar,
IN OUT UINT32 *FuncDisableReg
);
/**
Configures PCH Sata Controller
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in, out] FuncDisableReg Function Disable Register
@param[in] GpioBase GPIO base address of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureSata (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar,
IN OUT UINT32 *FuncDisableReg,
IN UINT16 GpioBase
);
/**
Perform Clock Gating programming
Enables clock gating in various PCH interfaces and the registers must be restored during S3 resume.
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in] FuncDisableReg The Function Disable Register
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureClockGating (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar,
IN UINT32 FuncDisableReg
);
/**
Configure IoApic Controler
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar address of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureIoApic (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
);
/**
Configure PCH Display
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar address of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureDisplay (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
);
/**
Perform Root Port Initialization.
@param[in] RootPort The root port to be initialized (zero based)
@param[in] RootPortFunction The PCI function number of the root port
@param[in] PchPlatformPolicy The PCH Platform Policy protocol
@param[in] PmBase The PM I/O Base address of the PCH
@param[in] RootComplexBar RCBA of the PCH
@retval EFI_SUCCESS Device found. The root port must be enabled.
@retval EFI_NOT_FOUND No device is found on the root port. It may be disabled.
@exception EFI_UNSUPPORTED Unsupported operation.
**/
EFI_STATUS
PchInitSingleRootPort (
IN UINT8 RootPort,
IN UINT8 RootPortFunction,
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT16 PmBase,
IN UINT32 RootComplexBar
);
/**
Perform Initialization of the Downstream Root Ports.
@param[in] PchPlatformPolicy The PCH Platform Policy protocol
@param[in] RootComplexBar RCBA of the PCH
@param[in] PmBase The PM I/O Base address of the PCH
@param[in, out] FuncDisableReg The function disable register. IN / OUT parameter.
@retval EFI_SUCCESS The function completed successfully
@retval EFI_INVALID_PARAMETER The PCIe Root Port Number of D28:F0 is not found
or invalid
**/
EFI_STATUS
PchInitRootPorts (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar,
IN UINT16 PmBase,
IN OUT UINT32 *FuncDisableReg
);
/**
This is the function to enable the clock gating for PCI Express ports.
@param[in] BusNumber The Bus Number of the PCH device
@param[in] PchPlatformPolicy PCH Platform Policy protocol
@param[in] RpEnableMask Bit Mask indicating the enabled root ports
@param[in] RpHiddenMask Bit Mask indicating the root ports used for other > x1 root ports
@param[in] RootComplexBar Root complex base address
@retval EFI_SUCCESS Successfully completed.
**/
EFI_STATUS
PcieEnableClockGating (
IN UINT8 BusNumber,
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RpEnableMask,
IN UINT32 RpHiddenMask,
IN UINT32 RootComplexBar,
IN UINT32 NandPort
);
/**
Set an Init Root Port Downstream devices S3 dispatch item, this function may assert if any error happend
@param[in] RootPortBus Pci Bus Number of the root port
@param[in] RootPortDevice Pci Device Number of the root port
@param[in] RootPortFunc Pci Function Number of the root port
@param[in] TempBusNumberMin Minimal temp bus number that can be assigned to the root port (as secondary
bus number) and its down stream switches
@param[in] TempBusNumberMax Maximal temp bus number that can be assigned to the root port (as subordinate
bus number) and its down stream switches
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
SetInitRootPortDownstreamS3Item (
IN UINT8 RootPortBus,
IN UINT8 RootPortDevice,
IN UINT8 RootPortFunc,
IN UINT8 TempBusNumberMin,
IN UINT8 TempBusNumberMax
);
/**
Set an PCH IOBP programming S3 dispatch item, this function may assert if any error happend
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in] Address Address of the IOBP register block
@param[in] AndMask Mask to AND with the register
@param[in] OrMask Mask to OR with the register
@retval EFI_SUCCESS The function completed successfully
@retval EFI_OUT_OF_RESOURCES Out of resources
@retval EFI_INVALID_PARAMETER Invalid parameter
@retval EFI_NOT_FOUND Protocol interface not found
**/
EFI_STATUS
SetProgramIobpS3Item (
IN UINT32 RootComplexBar,
IN UINT32 Address,
IN UINT32 AndMask,
IN UINT32 OrMask
);
/**
Locking Thermal Reporting Settings
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] GpioBase GPIO base address of this PCH device
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ThermalLockDown (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
UINT16 GpioBase
);
/**
Configures PCH DMI according to policies specified in PCH Platform Policy protocol
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@retval EFI_SUCCESS Successfully completed.
**/
EFI_STATUS
EFIAPI
ConfigureDmiPm (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
);
/**
Dump whole DXE_PCH_PLATFORM_POLICY_PROTOCOL and serial out.
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@retval None
**/
VOID
PchDumpPlatformProtocol (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy
);
/**
Lock USB registers before boot
@param[in] PchPlatformPolicy The PCH Platform Policy
@retval None
**/
VOID
UsbInitBeforeBoot (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy
);
/**
Configures ports of the PCH USB3 (xHCI) controller
just before OS boot.
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@retval EFI_INVALID_PARAMETER The parameter of PchPlatformPolicy is invalid
@retval EFI_SUCCESS The function completed successfully
**/
VOID
ConfigureXhciAtBoot (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy
);
#ifdef SERIAL_IO_FLAG
/**
Puts Serial IO controllers in D3
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
**/
VOID
ConfigureSerialIoAtBoot (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy
);
/**
Hide PCI config space of Serial IO Controllerss and do any
final initialization.
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
ConfigureSerialIoBeforeBoot (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
);
/**
Configures Serial IO Controllers
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar address of this PCH device
@retval None
**/
EFI_STATUS
ConfigureSerialIo (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
);
#endif // SERIAL_IO_FLAG
#ifdef ADSP_FLAG
/**
Initialize Audio DSP subsystem
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@param[in, out] FuncDisableReg The value of Function disable register
@retval EFI_SUCCESS Codec is detected and initialized
@retval EFI_UNSUPPORTED Audio DSP disabled
@retval EFI_OUT_OF_RESOURCES Failed to allocate resources to initialize the codec
**/
EFI_STATUS
ConfigureAudioDsp (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar,
IN OUT UINT32 *FuncDisableReg
);
/**
Finalize Audio DSP initialization after PCI enumeration.
In particular configure ADSP in ACPI or PCI mode.
@param[in] PchPlatformPolicy The PCH Platform Policy protocol instance
@param[in] RootComplexBar RootComplexBar value of this PCH device
@retval EFI_SUCCESS The function completed successfully
@retval EFI_UNSUPPORTED Audio DSP not found or not enabled
**/
EFI_STATUS
ConfigureAudioDspBeforeBoot (
IN DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy,
IN UINT32 RootComplexBar
);
#endif // ADSP_FLAG
#endif
|