blob: 7b95234e42ecd7a0e89812159a71d6cc543d0f86 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
/** @file
The DDR3 reset sequence definitions.
@copyright
Copyright (c) 1999 - 2012 Intel Corporation. All rights reserved.
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.
This file contains an 'Intel Peripheral Driver' and uniquely
identified as "Intel Reference Module" and is
licensed for Intel CPUs and chipsets under the terms of your
license agreement with Intel or your vendor. This file may
be modified by the user, subject to additional terms of the
license agreement.
**/
#ifndef _MrcReset_h_
#define _MrcReset_h_
#include "MrcTypes.h"
#include "MrcApi.h"
#include "McAddress.h"
#include "MrcCommon.h"
#include "MrcDdr3.h"
#include "MrcOemPlatform.h"
#include "PchRegsRcrb.h"
/**
@brief
Perform full JEDEC reset and init sequence.
@param[in] MrcData - Include all MRC global data.
@retval MrcStatus - mrcSuccess or reason for failure.
**/
extern
MrcStatus
MrcResetSequence (
IN MrcParameters *const MrcData
);
/**
@brief
Perform JEDEC DIMM reset sequence.
@param[in] MrcData - Include all MRC global data.
@retval - none
**/
extern
void
MrcJedecReset (
IN MrcParameters *const MrcData
);
#ifdef ULT_FLAG
/**
@brief
Perform JEDEC LPDDR3 DIMM reset sequence.
@param[in] MrcData - Include all MRC global data.
@retval mrcSuccess if succeeded
**/
extern
MrcStatus
MrcJedecResetLpddr3 (
IN MrcParameters *const MrcData
);
/**
@brief
Perform JEDEC LPDDR3 DIMM init sequence.
@param[in] MrcData - Include all MRC global data.
@retval mrcSuccess if succeeded
**/
MrcStatus
MrcJedecInitLpddr3 (
IN MrcParameters *const MrcData
);
#endif // ULT_FLAG
/**
@brief
Wait in a loop until the first RCOMP has been completed.
MRC should wait until this bit is set before executing any DDR command.
@param[in] MrcData - Include all MRC global data.
@retval mrcDeviceBusy - On Rcomp completion timeout.
@retval mrcSuccess - On Rcomp completion.
**/
extern
MrcStatus
CheckFirstRcompDone (
IN MrcParameters *const MrcData
);
/**
@brief
Perform the required steps to exit self refresh in S3/Warm reset:
Download the Read Reg File for all populated ranks.
Assert CKE for all the ranks present to pull Dimms out of Self-Refresh.
Issue long ZQ Calibration for all the ranks present in the channel.
Set REUT to normal mode for all channels.
Set the Power Down Config Register.
@param[in] MrcData - Include all MRC global data.
@retval mrcSuccess
**/
MrcStatus
MrcSelfRefreshExit (
IN MrcParameters *const MrcData
);
#endif // _MrcReset_h_
|
