1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
|
;
; This file contains a 'Sample Driver' and is licensed as such
; under the terms of your license agreement with Intel or your
; vendor. This file may be modified by the user, subject to
; the additional terms of the license agreement
;
;------------------------------------------------------------------------------
;
; Copyright (c) 1999 - 2013, Intel Corporation. All rights reserved.<BR>
; This software and associated documentation (if any) is furnished
; under a license and may only be used or copied in accordance
; with the terms of the license. Except as permitted by such
; license, no part of this software or documentation may be
; reproduced, stored in a retrieval system, or transmitted in any
; form or by any means without the express written consent of
; Intel Corporation.
;
; Module Name:
;
; Flat32.asm
;
; Abstract:
;
; This is the code that goes from real-mode to protected mode.
; It consumes the reset vector.
;
;------------------------------------------------------------------------------
INCLUDE Platform.inc
INCLUDE Ia32.inc
INCLUDE Chipset.inc
INCLUDE SecCore.inc
.686p
.xmm
.model small, c
EXTRN SecStartup:NEAR
; ECP porting
EXTRN PcdGet32 (PcdFlashMicrocodeFvBase):DWORD
EXTRN PcdGet32 (PcdFlashMicrocodeFvSize):DWORD
EXTRN PcdGet32 (PcdNemCodeCacheSize):DWORD
EXTRN PcdGet32 (PcdNemCodeCacheBase):DWORD
EXTRN PcdGet32 (PcdFlashAreaBaseAddress):DWORD
EXTRN PcdGet32 (PcdTemporaryRamBase):DWORD
EXTRN PcdGet32 (PcdTemporaryRamSize):DWORD
EXTRN PcdGet64 (PcdPciExpressBaseAddress):QWORD
_TEXT_REALMODE SEGMENT PARA PUBLIC USE16 'CODE'
ASSUME CS:_TEXT_REALMODE, DS:_TEXT_REALMODE
;------------------------------------------------------------------------------
;
; SEC "Security" Code module.
;
; Transition to non-paged flat-model protected mode from a
; hard-coded GDT that provides exactly two descriptors.
; This is a bare bones transition to protected mode only
; used for while in PEI and possibly DXE.
;
; IA32 specific cache as RAM modules
;
; After enabling protected mode, a far jump is executed to
; TransferToPEI using the newly loaded GDT.
; This code also enables the Cache-as-RAM
;
; RETURNS: none
;
; MMX Usage:
; MM0 = BIST State
; MM1 = Current Package Physical Info
; [7:0] = Cluster ID
; [15:8] = Total Prossor pacakge detected in system
; [16] = BAD CMOS Flag
; [17] = AuburnDale or ClarksField
; [0] = AuburnDale
; [1] = ClarksField
; [18] = Contain SEC reset flag
; CPU Only Reset Flag
; [19] = Contain SEC reset flag
; Power Good Reset Flag
; [23:20] = Reserved
; [31:24] = Reserved
; MM2 = store common MAX & MIN ratio
; MM3 = Patch Revision
; MM4 = Patch Pointer
; MM5 = Save time-stamp counter value high32bit
; MM6 = Save time-stamp counter value low32bit.
; MM7 = Used in CALL_MMX & RET_ESI micaro
;
;------------------------------------------------------------------------------
; Nehalem Reset Boot Flow Start
align 4
_ModuleEntryPoint PROC NEAR C PUBLIC
;
; Save BIST state in MM0
;
fninit ; clear any pending Floating point exceptions
movd mm0, eax
;
; Save time-stamp counter value
; rdtsc load 64bit time-stamp counter to EDX:EAX
;
rdtsc
movd mm5, edx
movd mm6, eax
;----------------------------------------------------------------------------------------
; "Merlin" support
;----------------------------------------------------------------------------------------
xor eax, eax
mov es, ax
mov ax, cs
mov ds, ax
;******************************************************************************
; BEGIN WARM-START CHANGE
;******************************************************************************
;
; PLATFORM-SPECIFIC EQUATES!
; These equates define an address which has the following requirements
; on the target platform:
; 1. After booting DOS, the memory is not used by other DOS applications
; or drivers (thus very platform/configuration specific).
; Minimum of roughly 8 bytes required.
; 2. The memory contents and address range are not affected by an INIT
; 3. By default, after booting DOS, the first 4 bytes at this address
; contain either 0 (cleared memory) or 0xFFFFFFFF.
; 4. After booting DOS, the memory is writable
;
; It's expected that a manual inspection (using ITP) is performed to ensure
; that the requirements are met. If the manual inspection fails, then a
; different address must be identified, the below two equates must be
; changed accordingly, and the platform firmware must be rebuilt.
; Note that simply changing the platform hardware configuration could
; break this firmware because drivers may be loaded differently in
; memory, potentially using the address arbitrarily chosen here.
;
;
; Check if value in magic address contains non-zero/non-FF value.
; It should actually contain executable code, typically a jmp
; instruction.
;
mov ax, MAGIC_SEG
mov es, ax
mov al, BYTE PTR es:[MAGIC_ADDRESS_IN_SEG]
; Check for zero value
cmp al, 0EAh ; EA is the FAR JMP opcode that Merlin inserts
jz LegacyBiosWarmStart
; Check INIT# is asserted by port 0xCF9
mov dx, 0CF9h
in al, dx
cmp al, 04h
jnz NotWarmStart
;
; Issue hard reset due to client silicon limitations, CPU Only Reset is not supported.
;
mov dx, 0CF9h
mov al, 06h
out dx, al
LegacyBiosWarmStart:
;
; Check APIC_BASE_MSR.BIT8 to see if we're the BSP
;
mov cx, MSR_APIC_BASE
rdmsr
test ah, 1
jz TightLoop
;
; We're the BSP, so jump to the magic address.
;
DB 0EAh
DW MAGIC_ADDRESS_IN_SEG
DW MAGIC_SEG
; Not reached
NotWarmStart:
;******************************************************************************
; END WARM-START CHANGE
;******************************************************************************
;
; Enter Protected mode.
;
STATUS_CODE (01h) ; BSP_PROTECTED_MODE_START
mov esi, OFFSET GdtDesc
DB 66h
lgdt fword ptr cs:[si]
mov eax, cr0 ; Get control register 0
or eax, 00000003h ; Set PE bit (bit #0) & MP bit (bit #1)
mov cr0, eax ; Activate protected mode
mov eax, cr4 ; Get control register 4
or eax, 00000600h ; Set OSFXSR bit (bit #9) & OSXMMEXCPT bit (bit #10)
mov cr4, eax
;
; Now we're in Protected16
; Set up the selectors for protected mode entry
;
mov ax, SYS_DATA_SEL
mov ds, ax
mov es, ax
mov fs, ax
mov gs, ax
mov ss, ax
;
; Go to Protected32
;
mov esi, offset NemInitLinearAddress
jmp fword ptr cs:[si]
TightLoop:
cli
hlt
jmp TightLoop
_ModuleEntryPoint ENDP
_TEXT_REALMODE ENDS
_TEXT_PROTECTED_MODE SEGMENT PARA PUBLIC USE32 'CODE'
ASSUME CS:_TEXT_PROTECTED_MODE, DS:_TEXT_PROTECTED_MODE
CALL_MMX macro RoutineLabel
local ReturnAddress
mov esi, offset ReturnAddress
movd mm7, esi ; save ReturnAddress into MM7
jmp RoutineLabel
ReturnAddress:
endm
RET_ESI macro
movd esi, mm7 ; restore ESP from MM7
jmp esi
endm
CALL_EBP macro RoutineLabel
local ReturnAddress
mov ebp, offset ReturnAddress
jmp RoutineLabel
ReturnAddress:
endm
RET_EBP macro
jmp ebp ; restore ESP from EBP
endm
align 4
ProtectedModeSECStart PROC NEAR PUBLIC
STATUS_CODE (02h)
CALL_MMX EnableAccessCSR
STATUS_CODE (03h)
CALL_EBP VeryEarlyMicrocodeUpdate
STATUS_CODE (04h)
CALL_MMX DetectNumOfCPUSocket
STATUS_CODE (05h)
CALL_MMX PlatformInitialization
STATUS_CODE (06h)
CALL_MMX InitializeNEM
STATUS_CODE (07h)
CALL_MMX EstablishStack
STATUS_CODE (08h)
jmp CallPeiCoreEntryPoint
ProtectedModeSECStart ENDP
EnableAccessCSR PROC NEAR PRIVATE
;
; get Bus number from CPUID[1] EBX[31:24]
;
mov eax, 0Bh
mov ecx, 1
cpuid
mov esi, eax
mov eax, 1 ; bus 0
cpuid
bswap ebx
movzx eax, bl
movzx ebx, bl
shl eax, BSPApicIDSaveStart ; Save current BSP APIC ID in MM1[31:24]
mov cx, si
shr bl, cl ; get Bus number in BL
or eax, ebx
movd mm1, eax ; save Bus number MM1[7:0]
;
; Enable MM PCI-E Config Space
; --cr-- use register symbol name; should upper 32 bit be cleared
;
mov eax, 080000060h ; MCHBAR
mov dx, 0CF8h
out dx, eax
mov dx, 0CFCh
mov eax, 04h
out dx, eax
in eax, dx
or eax, MMCFG_BASE OR ENABLE
out dx, eax
; Clear reset flag
movd eax, mm1
and eax, NOT BIT18+BIT19
movd mm1, eax
;
; Enable SPI prefetching and caching
;
mov esi, PCH_LPC_BIOS_CNTL_PCI_ADDR ; Bus0:Dev31:Func0:RegDCh
and BYTE PTR es:[esi], NOT (11b SHL 2)
or BYTE PTR es:[esi], (10b SHL 2) ; D31:F0:RegDCh[3:2] = 10b
RET_ESI
EnableAccessCSR ENDP
; STATUS_CODE (03h)
PlatformInitialization PROC NEAR PRIVATE
;
; Program PCI Express base address
;
mov eax, 80000060h ; 0:0:0:60
mov dx, 0CF8h
out dx, eax
mov dx, 0CFCh
;using Pcd instead
;mov eax, 0e0000000h OR 00h OR 1
; mov eax, DWORD PTR PcdGet64 (PcdPciExpressBaseAddress)
mov eax, DWORD PTR PCIEXPRESS_BASE_ADDRESS
or eax, (PCIEX_LENGTH_BIT_SETTING OR 1)
out dx, eax
;
; Enable Mch Bar
;
mov esi, MCHBAR_REG
mov eax, (MCH_BASE_ADDRESS + 1)
mov Dword Ptr [esi], eax
;
; Enable RCRB in PCH.
;
mov esi, PCH_LPC_RCRB_PCI_ADDR
mov eax, PCH_RCRB_BASE + 1
mov Dword Ptr [esi], eax
;
; Configure GPIO to be able to initiate LVL change for GPIO48 for S3 resume time calculation.
;
; Enable GPIO BASE I/O registers
;
mov eax, PCI_LPC_BASE + 48h
mov dx, 0CF8h
out dx, eax
mov eax, GPIO_BASE_ADDRESS
add dx, 4
out dx, eax
mov eax, PCI_LPC_BASE + 4Ch
mov dx, 0CF8h
out dx, eax
add dx, 4
in al, dx
or al, BIT4 ; GPIOBASE Enable
out dx, al
;GPIO_USE_SEL2 Register -> 1 = GPIO 0 = Native
mov dx, GPIO_BASE_ADDRESS + R_GPIO_USE_SEL2
in eax, dx
or eax, 010000h ;Enable GPIO48
out dx, eax
;GP_IO_SEL2 Register -> 1 = Input 0 = Output (if Native Mode don't care)
mov dx, GPIO_BASE_ADDRESS + R_GPIO_IO_SEL2
in eax, dx
and eax, 0FFFEFFFFh ;Configure GPIO48 as Output
out dx, eax
mov dx, GPIO_BASE_ADDRESS + R_GPIO_LVL2
in eax, dx
or eax, 010000h ;Configure GPIO48 as High
out dx, eax
;
; Program and Enable ACPI PM Base.
;
mov esi, PCH_LPC_PMBASE_PCI_ADDR
mov eax, PCH_ACPI_BASE_ADDRESS + 1
mov Dword Ptr [esi], eax
mov esi, PCH_LPC_ACPICNTL_PCI_ADDR
or Dword Ptr [esi], 00000080h
;
; PCH BIOS Spec Rev 0.5.0 Section 12.9
; Additional Programming Requirements for USB Support
; Step 2.b
; Clear RCBA + 3598h [0] to 0b
;
mov esi, PCH_RCRB_BASE + 3598h
mov eax, 0
mov Dword Ptr [esi], eax
;
; Enable HPET decode in PCH.
;
mov esi, PCH_RCRB_BASE + PCH_RCRB_HPET
mov eax, PCH_RCRB_HPET_DECODE
mov Dword Ptr [esi], eax
mov eax, Dword ptr [esi]
xor eax, eax
mov esi, HPET_COMP_1
mov Dword Ptr [esi], eax
mov esi, HPET_COMP_2
mov Dword ptr [esi], eax
;
; Enable the upper 128-byte bank of RTC RAM.
;
mov esi, PCH_RCRB_BASE + PCH_RCRB_RTC_CONF
mov eax, Dword Ptr [esi]
or eax, PCH_RCRB_RTC_CONF_UCMOS_EN
mov Dword Ptr [esi], eax
;
; Choose Port80 Route
;
mov esi, PCH_RCRB_BASE + PCH_RCRB_GCS
mov ebx, Dword Ptr [esi]
or bl, BIT5
;
; check SETUP option - PchPort80Route
; 0 = LPC {Default]; 1 = PCI
;
; mov al, CMOS_PCH_PORT80_OFFSET ; CMOS Offset = 17h
; mov dx, RTC_UPPER_INDEX
; out dx, al
; inc dx
; in al, dx
; test al, BIT0
; jnz @F
and bl, NOT (BIT2) ; Port80h to LPC
;@@:
mov Dword Ptr [esi], ebx
;
; Halt TCO Timer
;
mov dx, 0468h
in ax, dx
or ax, BIT11
out dx, ax
;
; Clear the Second TO status bit
;
mov dx, 0466h
in ax, dx
or ax, BIT1
out dx, ax
RET_ESI
PlatformInitialization ENDP
; STATUS_CODE (03h)
DetectNumOfCPUSocket PROC NEAR PRIVATE
; only one socket
movd eax, mm1 ; get MM1 value into EAX
mov ah, 01
movd mm1, eax ; save CPU pkg count into MM1[15:8]
RET_ESI
DetectNumOfCPUSocket ENDP
; STATUS_CODE (07h)
VeryEarlyMicrocodeUpdate PROC NEAR PRIVATE
IF EARLY_MICROCODE_SUPPORT
mov ecx, IA32_BIOS_SIGN_ID
rdmsr ; CPU PatchID -> EDX
cmp edx, 0 ; If microcode has been updated
jnz luExit ; Skip if patch already loaded
mov ecx, IA32_PLATFORM_ID ; To get Platform ID.
rdmsr
shr edx, 18 ; EDX[0-2] = Platform ID.
and dx, 07h ; DX = Platform ID.
mov si, dx ; Save Platform ID in FS.
mov eax, 01h ; To get CPU signature.
cpuid ; EAX = CPU signature.
mov cx, si ; CX = Platform ID
xor edx, edx
bts dx, cx ; EDX = Platform ID bit.
; mov esi, PcdGet32 (PcdFlashMicrocodeFvBase)
mov esi, MICROCODE_FV_BASE_ADDRESS
mov ebx, esi
mov bx, FVHEADER_LEN_OFF
movzx ebx, WORD PTR [ebx]
add esi, ebx
add si, FFSHEADER_LEN ; add FFS header
; mov edi, PcdGet32 (PcdFlashMicrocodeFvBase)
; mov ebx, PcdGet32 (PcdFlashMicrocodeFvSize)
mov edi, MICROCODE_FV_BASE_ADDRESS
mov ebx, MICROCODE_FV_SIZE
add edi, ebx ;End addr of uCodes.
; EAX = CPU signature.
; EDX = Platform ID bit.
; ESI = Abs addr of contiguous uCode blocks.
; EDI = Abs addr of contiguous uCode blocks end.
luCheckPatch:
cmp (UpdateHeaderStruc PTR ds:[esi]).dProcessorSignature, eax;Sig matched?
jnz luCheckUnprogrammed ; No.
test (UpdateHeaderStruc PTR ds:[esi]).dProcessorFlags, edx;Platform matched?
jnz luFoundMatch ; Yes.
luCheckUnprogrammed:
mov ebx, (UpdateHeaderStruc PTR ds:[esi]).dDataSize
cmp ebx, 0FFFFFFFFh
je luUnprogrammed
cmp (UpdateHeaderStruc PTR ds:[esi]).dLoaderRevision, 1
je luCheckExtdHdrs
luUnprogrammed:
mov ebx, 1024 ; Unprogrammed space, 1KB checks
jmp luPoinToNextBlock ; for backword compatibility.
luCheckExtdHdrs:
add ebx, SIZEOF(UpdateHeaderStruc)
cmp ebx, (UpdateHeaderStruc PTR ds:[esi]).dTotalSize
jae luTryNextPatch ; No extd hdrs.
mov ecx, DWORD PTR ds:[esi + ebx]
jcxz luTryNextPatch ; No extd hdrs. (OK to use CX instead of ECX).
add ebx, 20 ; Point to the first Extd Sig.
luNextSig:
cmp eax, DWORD PTR ds:[esi + ebx] ;Sig matched?
jne lu_00
test edx, DWORD PTR ds:[esi + ebx + 4] ;Platform matched?
jnz luFoundMatch
lu_00:
add ebx, 12
loop luNextSig
luTryNextPatch:
mov ebx, (UpdateHeaderStruc PTR ds:[esi]).dTotalSize
or ebx, ebx
jnz luPoinToNextBlock ; Variable size uCode format.
mov ebx, BLOCK_LENGTH_BYTES ; Fixed size uCode format.
;
; Add alignment check - begin
;
test ebx, 0400h
jz @F
add ebx, 0400h
@@:
;
; Add alignment check - end
;
luPoinToNextBlock:
add esi, ebx
cmp esi, edi
jb luCheckPatch ; Check with all patches.
; Check possible multiple patch
movd eax, mm3
movd esi, mm4
or eax, eax
jnz luLoadPatch
jmp luExit ; No matching patch found.
luFoundMatch:
; MM3 = Patch Revision
; MM4 = Patch Pointer
movd ebx, mm3
cmp (UpdateHeaderStruc PTR ds:[esi]).dUpdateRevision, ebx
jb luTryNextPatch
mov ebx, (UpdateHeaderStruc PTR ds:[esi]).dUpdateRevision
luStoreRevPtr:
movd mm3, ebx ; save Patch Revision
movd mm4, esi ; save Patch Pointer
jmp luTryNextPatch
luLoadPatch:
mov ecx, IA32_BIOS_UPDT_TRIG
mov eax, esi ; EAX - Abs addr of uCode patch.
add eax, SIZEOF(UpdateHeaderStruc) ; EAX - Abs addr of uCode data.
xor edx, edx ; EDX:EAX - Abs addr of uCode data.
wrmsr ; Trigger uCode load.
luExit:
ENDIF
RET_EBP
VeryEarlyMicrocodeUpdate ENDP
; STATUS_CODE (09h)
;************************************************************
; Description:
;
; This function initializes the Cache for Data, Stack, and Code
; as specified in the BIOS Writer's Guide.
;************************************************************
InitializeNEM PROC NEAR PRIVATE
IFDEF BOOT_GUARD_SUPPORT_FLAG
;
; Detect Boot Guard Boot
;
mov ecx, MSR_BOOT_GUARD_SACM_INFO ;
rdmsr
and eax, 01h
jnz BootGuardNemSetup
ENDIF
;
; Enable cache for use as stack and for caching code
; The algorithm is specified in the processor BIOS writer's guide
;
;
; Ensure that the system is in flat 32 bit protected mode.
;
; Platform Specific - configured earlier
;
; Ensure that only one logical processor in the system is the BSP.
; (Required step for clustered systems).
;
; Platform Specific - configured earlier
; Ensure all APs are in the Wait for SIPI state.
; This includes all other logical processors in the same physical processor
; as the BSP and all logical processors in other physical processors.
; If any APs are awake, the BIOS must put them back into the Wait for
; SIPI state by issuing a broadcast INIT IPI to all excluding self.
;
mov edi, APIC_ICR_LO ; 0FEE00300h - Send INIT IPI to all excluding self
mov eax, ORAllButSelf + ORSelfINIT ; 0000C4500h
mov [edi], eax
@@:
mov eax, [edi]
bt eax, 12 ; Check if send is in progress
jc @B ; Loop until idle
;
; Load microcode update into BSP.
;
; Ensure that all variable-range MTRR valid flags are clear and
; IA32_MTRR_DEF_TYPE MSR E flag is clear. Note: This is the default state
; after hardware reset.
;
; Platform Specific - MTRR are usually in default state.
;
;
; Initialize all fixed-range and variable-range MTRR register fields to 0.
;
mov ecx, IA32_MTRR_CAP ; get variable MTRR support
rdmsr
movzx ebx, al ; EBX = number of variable MTRR pairs
shl ebx, 2 ; *4 for Base/Mask pair and WORD size
add ebx, MtrrCountFixed * 2 ; EBX = size of Fixed and Variable MTRRs
xor eax, eax ; Clear the low dword to write
xor edx, edx ; Clear the high dword to write
;;;mov ebx, MtrrCount * 2 ; ebx <- sizeof MtrrInitTable
InitMtrrLoop:
add ebx, -2
movzx ecx, WORD PTR cs:MtrrInitTable[ebx] ; ecx <- address of mtrr to zero
wrmsr
jnz InitMtrrLoop ; loop through the whole table
;
; Configure the default memory type to un-cacheable (UC) in the
; IA32_MTRR_DEF_TYPE MSR.
;
mov ecx, MTRR_DEF_TYPE ; Load the MTRR default type index
rdmsr
and eax, NOT (00000CFFh) ; Clear the enable bits and def type UC.
wrmsr
; Configure MTRR_PHYS_MASK_HIGH for proper addressing above 4GB
; based on the physical address size supported for this processor
; This is based on read from CPUID EAX = 080000008h, EAX bits [7:0]
;
; Examples:
; MTRR_PHYS_MASK_HIGH = 00000000Fh For 36 bit addressing
; MTRR_PHYS_MASK_HIGH = 0000000FFh For 40 bit addressing
;
mov eax, 80000008h ; Address sizes leaf
cpuid
sub al, 32
movzx eax, al
xor esi, esi
bts esi, eax
dec esi ; esi <- MTRR_PHYS_MASK_HIGH
;
; Configure the DataStack region as write-back (WB) cacheable memory type
; using the variable range MTRRs.
;
;
; Set the base address of the DataStack cache range
;
; mov eax, PcdGet32 (PcdTemporaryRamBase)
mov eax, TEMPORARY_RAM_BASE_ADDRESS
or eax, MTRR_MEMORY_TYPE_WB
; Load the write-back cache value
xor edx, edx ; clear upper dword
mov ecx, MTRR_PHYS_BASE_0 ; Load the MTRR index
wrmsr ; the value in MTRR_PHYS_BASE_0
;
; Set the mask for the DataStack cache range
; Compute MTRR mask value: Mask = NOT (Size - 1)
;
; mov eax, PcdGet32 (PcdTemporaryRamSize)
mov eax, TEMPORARY_RAM_SIZE
dec eax
not eax
or eax, MTRR_PHYS_MASK_VALID
; turn on the Valid flag
mov edx, esi ; edx <- MTRR_PHYS_MASK_HIGH
mov ecx, MTRR_PHYS_MASK_0 ; For proper addressing above 4GB
wrmsr ; the value in MTRR_PHYS_BASE_0
;
; Configure the BIOS code region as write-protected (WP) cacheable
; memory type using a single variable range MTRR.
;
; Platform Specific - ensure region to cache meets MTRR requirements for
; size and alignment.
;
;
; Save MM5 into ESP before program MTRR, because program MTRR will use MM5 as the local variable.
; And, ESP is not initialized before CAR is enabled. So, it is safe ot use ESP here.
;
movd esp, mm5
;
; Get total size of cache from PCD if it need fix value
;
; mov eax, PcdGet32 (PcdNemCodeCacheSize)
mov eax, CODE_CACHE_SIZE
;
; Calculate NEM size
; Determine LLC size by following RS - Haswell Processor Family BIOS Writer's Guide (BWG) 0.3.0
; Section 4.4.5 - The size of the code region and data region combined must not exceed the size
; of the (Last Level Cache - 0.5MB).
;
; Determine Cache Parameter by CPUID Function 04h
;
xor ecx, ecx
xor edi, edi
Find_LLC_parameter:
mov ecx, edi
mov eax, 4
cpuid
inc edi
and eax, 01Fh ; If EAX[4:0]=0, which indicates no more caches, then we can get LLC parameters
jnz Find_LLC_parameter
;
; LLC configuration is pointed to edi-2
;
dec edi
dec edi
mov ecx, edi
mov eax, 4
cpuid
;
; Got LLC parameters
;
; This Cache Size in Bytes = (Ways + 1) * (Partitions + 1) * (Line_Size + 1) * (Sets + 1)
; = (EBX[31:22] + 1) * (EBX[21:12] + 1) * (EBX[11:0] + 1) * (ECX + 1)
;
mov eax, ecx
inc eax
mov edi, ebx
shr ebx, 22
inc ebx
mul ebx
mov ebx, edi
and ebx, NOT 0FFC00FFFh
shr ebx, 12
inc ebx
mul ebx
mov ebx, edi
and ebx, 0FFFh
inc ebx
mul ebx
;
; Maximum NEM size <= (Last Level Cache - 0.5MB)
;
sub eax, 512*1024
Got_NEM_size:
;
; Code cache size = Total NEM size - DataStack size
;
; sub eax, PcdGet32 (PcdTemporaryRamSize)
sub eax, TEMPORARY_RAM_SIZE
;
; Set the base address of the CodeRegion cache range from PCD
; PcdNemCodeCacheBase is set to the offset to flash base,
; so add PcdFlashAreaBaseAddress to get the real code base address.
;
; mov edi, PcdGet32 (PcdNemCodeCacheBase)
; add edi, PcdGet32 (PcdFlashAreaBaseAddress)
mov edi, CODE_CACHE_BASE_ADDRESS
add edi, FLASH_AREA_BASE_ADDRESS
;
; Round up to page size
;
mov ecx, eax ; Save
and ecx, 0FFFF0000h ; Number of pages in 64K
and eax, 0FFFFh ; Number of "less-than-page" bytes
jz Rounded
mov eax, 10000h ; Add the whole page size
Rounded:
add eax, ecx ; eax - rounded up code cache size
;
; Define "local" vars for this routine
; Note that mm0 is used to store BIST result for BSP,
; mm1 is used to store the number of processor and BSP APIC ID,
; mm6 is used to save time-stamp counter value.
;
CODE_SIZE_TO_CACHE TEXTEQU <mm3>
CODE_BASE_TO_CACHE TEXTEQU <mm4>
NEXT_MTRR_INDEX TEXTEQU <mm5>
NEXT_MTRR_SIZE TEXTEQU <mm2>
;
; Initialize "locals"
;
sub ecx, ecx
movd NEXT_MTRR_INDEX, ecx ; Count from 0 but start from MTRR_PHYS_BASE_1
;
; Save remaining size to cache
;
movd CODE_SIZE_TO_CACHE, eax ; Size of code cache region that must be cached
movd CODE_BASE_TO_CACHE, edi ; Base code cache address
NextMtrr:
;
; Get remaining size to cache
;
movd eax, CODE_SIZE_TO_CACHE
and eax, eax
jz CodeRegionMtrrdone ; If no left size - we are done
;
; Determine next size to cache.
; We start from bottom up. Use the following algorythm:
; 1. Get our own alignment. Max size we can cache equals to our alignment
; 2. Determine what is bigger - alignment or remaining size to cache.
; If aligment is bigger - cache it.
; Adjust remaing size to cache and base address
; Loop to 1.
; If remaining size to cache is bigger
; Determine the biggest 2^N part of it and cache it.
; Adjust remaing size to cache and base address
; Loop to 1.
; 3. End when there is no left size to cache or no left MTRRs
;
movd edi, CODE_BASE_TO_CACHE
bsf ecx, edi ; Get index of lowest bit set in base address
;
; Convert index into size to be cached by next MTRR
;
mov edx, 1h
shl edx, cl ; Alignment is in edx
cmp edx, eax ; What is bigger, alignment or remaining size?
jbe gotSize ; JIf aligment is less
;
; Remaining size is bigger. Get the biggest part of it, 2^N in size
;
bsr ecx, eax ; Get index of highest set bit
;
; Convert index into size to be cached by next MTRR
;
mov edx, 1
shl edx, cl ; Size to cache
GotSize:
mov eax, edx
movd NEXT_MTRR_SIZE, eax ; Save
;
; Compute MTRR mask value: Mask = NOT (Size - 1)
;
dec eax ; eax - size to cache less one byte
not eax ; eax contains low 32 bits of mask
or eax, MTRR_PHYS_MASK_VALID ; Set valid bit
;
; Program mask register
;
mov ecx, MTRR_PHYS_MASK_1 ; setup variable mtrr
movd ebx, NEXT_MTRR_INDEX
add ecx, ebx
mov edx, esi ; edx <- MTRR_PHYS_MASK_HIGH
wrmsr
;
; Program base register
;
sub edx, edx
mov ecx, MTRR_PHYS_BASE_1 ; setup variable mtrr
add ecx, ebx ; ebx is still NEXT_MTRR_INDEX
movd eax, CODE_BASE_TO_CACHE
or eax, MTRR_MEMORY_TYPE_WP ; set type to write protect
wrmsr
;
; Advance and loop
; Reduce remaining size to cache
;
movd ebx, CODE_SIZE_TO_CACHE
movd eax, NEXT_MTRR_SIZE
sub ebx, eax
movd CODE_SIZE_TO_CACHE, ebx
;
; Increment MTRR index
;
movd ebx, NEXT_MTRR_INDEX
add ebx, 2
movd NEXT_MTRR_INDEX, ebx
;
; Increment base address to cache
;
movd ebx, CODE_BASE_TO_CACHE
movd eax, NEXT_MTRR_SIZE
add ebx, eax
;
; if carry happens, means NEM base + size over 4G
;
jc CodeRegionMtrrdone
movd CODE_BASE_TO_CACHE, ebx
jmp NextMtrr
CodeRegionMtrrdone:
; Program the variable MTRR's MASK register for WDB
; (Write Data Buffer, used in MRC, must be WC type)
;
mov ecx, MTRR_PHYS_MASK_1
movd ebx, NEXT_MTRR_INDEX
add ecx, ebx
mov edx, esi ; edx <- MTRR_PHYS_MASK_HIGH
mov eax, WDB_REGION_SIZE_MASK OR MTRR_PHYS_MASK_VALID ; turn on the Valid flag
wrmsr
;
; Program the variable MTRR's BASE register for WDB
;
dec ecx
xor edx, edx
mov eax, WDB_REGION_BASE_ADDRESS OR MTRR_MEMORY_TYPE_WC
wrmsr
;
; Enable the MTRRs by setting the IA32_MTRR_DEF_TYPE MSR E flag.
;
mov ecx, MTRR_DEF_TYPE ; Load the MTRR default type index
rdmsr
or eax, MTRR_DEF_TYPE_E ; Enable variable range MTRRs
wrmsr
;
; Enable the logical processor's (BSP) cache: execute INVD and set
; CR0.CD = 0, CR0.NW = 0.
;
mov eax, cr0
and eax, NOT (CR0_CACHE_DISABLE + CR0_NO_WRITE)
invd
mov cr0, eax
;
; Enable No-Eviction Mode Setup State by setting
; NO_EVICT_MODE MSR 2E0h bit [0] = '1'.
;
mov ecx, NO_EVICT_MODE
rdmsr
or eax, 1
wrmsr
;
; Restore MM5 from ESP after program MTRR
;
movd mm5, esp
;
; One location in each 64-byte cache line of the DataStack region
; must be written to set all cache values to the modified state.
;
; mov edi, PcdGet32 (PcdTemporaryRamBase)
; mov ecx, PcdGet32 (PcdTemporaryRamSize)
mov edi, TEMPORARY_RAM_BASE_ADDRESS
mov ecx, TEMPORARY_RAM_SIZE
shr ecx, 6
mov eax, CACHE_INIT_VALUE
@@:
mov [edi], eax
sfence
add edi, 64
loopd @b
;
; Enable No-Eviction Mode Run State by setting
; NO_EVICT_MODE MSR 2E0h bit [1] = '1'.
;
mov ecx, NO_EVICT_MODE
rdmsr
or eax, 2
wrmsr
IFDEF BOOT_GUARD_SUPPORT_FLAG
jmp FinishedCacheConfig
;
; Jump to here when Boot Guard boot and NEM is initialized by Boot Guard ACM
;
BootGuardNemSetup:
;
; Finished with cache configuration
;
; Configure MTRR_PHYS_MASK_HIGH for proper addressing above 4GB
; based on the physical address size supported for this processor
; This is based on read from CPUID EAX = 080000008h, EAX bits [7:0]
;
; Examples:
; MTRR_PHYS_MASK_HIGH = 00000000Fh For 36 bit addressing
; MTRR_PHYS_MASK_HIGH = 0000000FFh For 40 bit addressing
;
mov eax, 80000008h ; Address sizes leaf
cpuid
sub al, 32
movzx eax, al
xor esi, esi
bts esi, eax
dec esi ; esi <- MTRR_PHYS_MASK_HIGH
;
; Configure the DataStack region as write-back (WB) cacheable memory type
; using the variable range MTRRs.
;
;
; Find available MTRR
;
CALL_EBP FindFreeMtrr
;
; Set the base address of the DataStack cache range
;
; mov eax, PcdGet32 (PcdTemporaryRamBase)
mov eax, TEMPORARY_RAM_BASE_ADDRESS
or eax, MTRR_MEMORY_TYPE_WB
; Load the write-back cache value
xor edx, edx ; clear upper dword
wrmsr ; the value in MTRR_PHYS_BASE_0
;
; Set the mask for the DataStack cache range
; Compute MTRR mask value: Mask = NOT (Size - 1)
;
; mov eax, PcdGet32 (PcdTemporaryRamSize)
mov eax, TEMPORARY_RAM_SIZE
dec eax
not eax
or eax, MTRR_PHYS_MASK_VALID
; turn on the Valid flag
mov edx, esi ; edx <- MTRR_PHYS_MASK_HIGH
inc ecx
wrmsr ; the value in MTRR_PHYS_BASE_0
;
; Program the variable MTRR's MASK register for WDB
; (Write Data Buffer, used in MRC, must be WC type)
;
;
; Find available MTRR
;
CALL_EBP FindFreeMtrr
FoundAvailableMtrr:
;
; Program the variable MTRR's BASE register for WDB
;
xor edx, edx
mov eax, WDB_REGION_BASE_ADDRESS OR MTRR_MEMORY_TYPE_WC
wrmsr
inc ecx
mov edx, esi ; edx <- MTRR_PHYS_MASK_HIGH
mov eax, WDB_REGION_SIZE_MASK OR MTRR_PHYS_MASK_VALID ; turn on the Valid flag
wrmsr
;
; One location in each 64-byte cache line of the DataStack region
; must be written to set all cache values to the modified state.
;
; mov edi, PcdGet32 (PcdTemporaryRamBase)
; mov ecx, PcdGet32 (PcdTemporaryRamSize)
mov edi, TEMPORARY_RAM_BASE_ADDRESS
mov ecx, TEMPORARY_RAM_SIZE
shr ecx, 6
mov eax, CACHE_INIT_VALUE
@@:
mov [edi], eax
sfence
add edi, 64
loopd @b
ENDIF
;
; Finished with cache configuration
;
FinishedCacheConfig:
;
; Optionally Test the Region...
;
;
; Test area by writing and reading
;
cld
; mov edi, PcdGet32 (PcdTemporaryRamBase)
; mov ecx, PcdGet32 (PcdTemporaryRamSize)
mov edi, TEMPORARY_RAM_BASE_ADDRESS
mov ecx, TEMPORARY_RAM_SIZE
shr ecx, 2
mov eax, CACHE_TEST_VALUE
TestDataStackArea:
stosd
cmp eax, DWORD PTR [edi-4]
jnz DataStackTestFail
loop TestDataStackArea
jmp DataStackTestPass
;
; Cache test failed
;
DataStackTestFail:
STATUS_CODE (0D0h)
jmp $
;
; Configuration test failed
;
ConfigurationTestFailed:
STATUS_CODE (0D1h)
jmp $
DataStackTestPass:
;
; At this point you may continue normal execution. Typically this would include
; reserving stack, initializing the stack pointer, etc.
;
;
; After memory initialization is complete, please follow the algorithm in the BIOS
; Writer's Guide to properly transition to a normal system configuration.
; The algorithm covers the required sequence to properly exit this mode.
;
RET_ESI
InitializeNEM ENDP
; STATUS_CODE (09h)
EstablishStack PROC NEAR PRIVATE
;
; Enable STACK
;
RET_ESI
EstablishStack ENDP
FindFreeMtrr PROC NEAR PRIVATE
mov ecx, MTRR_PHYS_MASK_0
@@:
rdmsr
test eax, 800h
jz FoundFreeMtrr
add ecx, 2
cmp ecx, MTRR_PHYS_MASK_9
jbe @b
;
; No available MTRR, halt system
;
jmp $
FoundFreeMtrr:
dec ecx
RET_EBP
FindFreeMtrr ENDP
; STATUS_CODE (0Bh)
CallPeiCoreEntryPoint PROC NEAR PRIVATE
;
; Set stack top pointer
;
; mov esp, PcdGet32 (PcdTemporaryRamBase)
; add esp, PcdGet32 (PcdTemporaryRamSize)
mov esp, TEMPORARY_RAM_BASE_ADDRESS
add esp, TEMPORARY_RAM_SIZE
;
; Push CPU count to stack first, then AP's (if there is one)
; BIST status, and then BSP's
;
;
; Here work around for BIST
;
; Get number of BSPs
movd ecx, mm1
movzx ecx, ch
; Save number of BSPs
push ecx
GetSBSPBist:
; Save SBSP BIST
movd eax, mm0
push eax
; Save SBSP APIC ID
movd eax, mm1
shr eax, BSPApicIDSaveStart ; Resume APIC ID
push eax
; Save Time-Stamp Counter
movd eax, mm5
push eax
movd eax, mm6
push eax
TransferToSecStartup:
; Switch to "C" code
STATUS_CODE (0Ch)
;
; Pass entry point of the PEI core
;
mov edi, PEI_CORE_ENTRY_BASE ; 0FFFFFFE0h
push DWORD PTR ds:[edi]
;
; Pass BFV into the PEI Core
;
mov edi, FV_MAIN_BASE ; 0FFFFFFFCh
push DWORD PTR ds:[edi]
; ECPoverride: SecStartup entry point needs 4 parameters
; push PcdGet32 (PcdTemporaryRamBase)
push TEMPORARY_RAM_BASE_ADDRESS
;
; Pass stack size into the PEI Core
;
; push PcdGet32 (PcdTemporaryRamSize)
push TEMPORARY_RAM_SIZE
;
; Pass Control into the PEI Core
;
call SecStartup
CallPeiCoreEntryPoint ENDP
StartUpAp PROC NEAR
mov esi, HPET_COMP_2
lock inc byte ptr [esi]
DISABLE_CACHE
;
; Halt the AP and wait for the next SIPI
;
Ap_Halt:
cli
@@:
hlt
jmp @B
ret
StartUpAp ENDP
CheckValidCMOS PROC NEAR PRIVATE
;
; Check CMOS Status
;
mov esi, PCH_LPC_GEN_PMCON_3_ADDR
mov eax, es:[esi]
; check PWR_FLR and RTC_PWR_STS status
and eax, BIT2 + BIT1
RET_EBP
CheckValidCMOS ENDP
MtrrInitTable LABEL BYTE
DW MTRR_DEF_TYPE
DW MTRR_FIX_64K_00000
DW MTRR_FIX_16K_80000
DW MTRR_FIX_16K_A0000
DW MTRR_FIX_4K_C0000
DW MTRR_FIX_4K_C8000
DW MTRR_FIX_4K_D0000
DW MTRR_FIX_4K_D8000
DW MTRR_FIX_4K_E0000
DW MTRR_FIX_4K_E8000
DW MTRR_FIX_4K_F0000
DW MTRR_FIX_4K_F8000
MtrrCountFixed EQU (($ - MtrrInitTable) / 2)
DW MTRR_PHYS_BASE_0
DW MTRR_PHYS_MASK_0
DW MTRR_PHYS_BASE_1
DW MTRR_PHYS_MASK_1
DW MTRR_PHYS_BASE_2
DW MTRR_PHYS_MASK_2
DW MTRR_PHYS_BASE_3
DW MTRR_PHYS_MASK_3
DW MTRR_PHYS_BASE_4
DW MTRR_PHYS_MASK_4
DW MTRR_PHYS_BASE_5
DW MTRR_PHYS_MASK_5
DW MTRR_PHYS_BASE_6
DW MTRR_PHYS_MASK_6
DW MTRR_PHYS_BASE_7
DW MTRR_PHYS_MASK_7
DW MTRR_PHYS_BASE_8
DW MTRR_PHYS_MASK_8
DW MTRR_PHYS_BASE_9
DW MTRR_PHYS_MASK_9
MtrrCount EQU (($ - MtrrInitTable) / 2)
align 10h
PUBLIC BootGDTtable
;
; GDT[0]: 0x00: Null entry, never used.
;
NULL_SEL EQU $ - GDT_BASE ; Selector [0]
GDT_BASE:
BootGDTtable DD 0
DD 0
;
; Linear data segment descriptor
;
LINEAR_SEL EQU $ - GDT_BASE ; Selector [0x8]
DW 0FFFFh ; limit 0xFFFFF
DW 0 ; base 0
DB 0
DB 092h ; present, ring 0, data, expand-up, writable
DB 0CFh ; page-granular, 32-bit
DB 0
;
; Linear code segment descriptor
;
LINEAR_CODE_SEL EQU $ - GDT_BASE ; Selector [0x10]
DW 0FFFFh ; limit 0xFFFFF
DW 0 ; base 0
DB 0
DB 09Bh ; present, ring 0, data, expand-up, not-writable
DB 0CFh ; page-granular, 32-bit
DB 0
;
; System data segment descriptor
;
SYS_DATA_SEL EQU $ - GDT_BASE ; Selector [0x18]
DW 0FFFFh ; limit 0xFFFFF
DW 0 ; base 0
DB 0
DB 093h ; present, ring 0, data, expand-up, not-writable
DB 0CFh ; page-granular, 32-bit
DB 0
;
; System code segment descriptor
;
SYS_CODE_SEL EQU $ - GDT_BASE ; Selector [0x20]
DW 0FFFFh ; limit 0xFFFFF
DW 0 ; base 0
DB 0
DB 09Ah ; present, ring 0, data, expand-up, writable
DB 0CFh ; page-granular, 32-bit
DB 0
;
; Spare segment descriptor
;
SYS16_CODE_SEL EQU $ - GDT_BASE ; Selector [0x28]
DW 0FFFFh ; limit 0xFFFFF
DW 0 ; base 0
DB 0Eh ; Changed from F000 to E000.
DB 09Bh ; present, ring 0, code, expand-up, writable
DB 00h ; byte-granular, 16-bit
DB 0
;
; Spare segment descriptor
;
SYS16_DATA_SEL EQU $ - GDT_BASE ; Selector [0x30]
DW 0FFFFh ; limit 0xFFFF
DW 0 ; base 0
DB 0
DB 093h ; present, ring 0, data, expand-up, not-writable
DB 00h ; byte-granular, 16-bit
DB 0
;
; Spare segment descriptor
;
SPARE5_SEL EQU $ - GDT_BASE ; Selector [0x38]
DW 0 ; limit 0
DW 0 ; base 0
DB 0
DB 0 ; present, ring 0, data, expand-up, writable
DB 0 ; page-granular, 32-bit
DB 0
GDT_SIZE EQU $ - BootGDTtable ; Size, in bytes
GdtDesc: ; GDT descriptor
OffsetGDTDesc EQU $ - _ModuleEntryPoint
DW GDT_SIZE - 1 ; GDT limit
DD OFFSET BootGDTtable ; GDT base address
NemInitLinearAddress LABEL FWORD
NemInitLinearOffset LABEL DWORD
DD OFFSET ProtectedModeSECStart ; Offset of our 32 bit code
DW LINEAR_CODE_SEL
TopOfCar DD TEMPORARY_RAM_BASE_ADDRESS + TEMPORARY_RAM_SIZE
_TEXT_PROTECTED_MODE ENDS
END
|