summaryrefslogtreecommitdiff
path: root/src/arch/arm/fastmodel/iris/thread_context.hh
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2020-01-14 15:47:43 -0800
committerGabe Black <gabeblack@google.com>2020-01-22 07:09:05 +0000
commit4252c03c3f4ee7aed09a1bccfbd5855052cbbc03 (patch)
tree6141eae1ce1b1090532aa0469ac459a4ef9143a3 /src/arch/arm/fastmodel/iris/thread_context.hh
parent11f7344cdc215e6950e54f53956e4298ed1fee2b (diff)
downloadgem5-4252c03c3f4ee7aed09a1bccfbd5855052cbbc03.tar.xz
arm: Remove checkpointing from the ARM TLBs.
All of the state being checkpointed would either be provided by the config directly, or would be brought into the TLB through normal fill operations. Having this state in the checkpoint complicates the checkpoint and significantly decreases compatibility with other TLB implementations, or even variations of the same TLB, for instance if the size was changed. Change-Id: I4ea079dd01ff18fbc458b3aaaf88519dbcfdd869 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/24389 Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
Diffstat (limited to 'src/arch/arm/fastmodel/iris/thread_context.hh')
0 files changed, 0 insertions, 0 deletions