summaryrefslogtreecommitdiff
path: root/src/arch/arm/insts/misc.hh
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:05 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:05 -0500
commitc981a4de2b317a3e5dd6813e809973c7d6734f41 (patch)
tree3f0b326d5957478f429980e8ffd8a002076b4037 /src/arch/arm/insts/misc.hh
parent57443a2144c6f446c7b7a3de7389ae794d591330 (diff)
downloadgem5-c981a4de2b317a3e5dd6813e809973c7d6734f41.tar.xz
ARM: Add base classes suitable for the REV* instructions.
Diffstat (limited to 'src/arch/arm/insts/misc.hh')
-rw-r--r--src/arch/arm/insts/misc.hh14
1 files changed, 14 insertions, 0 deletions
diff --git a/src/arch/arm/insts/misc.hh b/src/arch/arm/insts/misc.hh
index 105a90c37..ae8d20e79 100644
--- a/src/arch/arm/insts/misc.hh
+++ b/src/arch/arm/insts/misc.hh
@@ -94,4 +94,18 @@ class MsrRegOp : public MsrBase
std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
};
+class RevOp : public PredOp
+{
+ protected:
+ IntRegIndex dest;
+ IntRegIndex op1;
+
+ RevOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
+ IntRegIndex _dest, IntRegIndex _op1) :
+ PredOp(mnem, _machInst, __opClass), dest(_dest), op1(_op1)
+ {}
+
+ std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+};
+
#endif