summaryrefslogtreecommitdiff
path: root/src/arch/arm/insts/misc.hh
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:07 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:07 -0500
commitcb2e3b0acedbad6b35c0b2a56141399cf4d1c522 (patch)
treedf2196eb78a542fd2c01a42ef37313d22ee20cdf /src/arch/arm/insts/misc.hh
parenta1208aa66d04994d3b1d8b2dc703dbb95fe0c98c (diff)
downloadgem5-cb2e3b0acedbad6b35c0b2a56141399cf4d1c522.tar.xz
ARM: Generalize the saturation instruction bases for use in other instructions.
Diffstat (limited to 'src/arch/arm/insts/misc.hh')
-rw-r--r--src/arch/arm/insts/misc.hh22
1 files changed, 11 insertions, 11 deletions
diff --git a/src/arch/arm/insts/misc.hh b/src/arch/arm/insts/misc.hh
index f4520478e..fed2e2479 100644
--- a/src/arch/arm/insts/misc.hh
+++ b/src/arch/arm/insts/misc.hh
@@ -108,36 +108,36 @@ class RevOp : public PredOp
std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
};
-class SatOp : public PredOp
+class RegImmRegOp : public PredOp
{
protected:
IntRegIndex dest;
- uint32_t satImm;
+ uint32_t imm;
IntRegIndex op1;
- SatOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
- IntRegIndex _dest, uint32_t _satImm, IntRegIndex _op1) :
+ RegImmRegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
+ IntRegIndex _dest, uint32_t _imm, IntRegIndex _op1) :
PredOp(mnem, _machInst, __opClass),
- dest(_dest), satImm(_satImm), op1(_op1)
+ dest(_dest), imm(_imm), op1(_op1)
{}
std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
};
-class SatShiftOp : public PredOp
+class RegImmRegShiftOp : public PredOp
{
protected:
IntRegIndex dest;
- uint32_t satImm;
+ uint32_t imm;
IntRegIndex op1;
int32_t shiftAmt;
ArmShiftType shiftType;
- SatShiftOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
- IntRegIndex _dest, uint32_t _satImm, IntRegIndex _op1,
- int32_t _shiftAmt, ArmShiftType _shiftType) :
+ RegImmRegShiftOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
+ IntRegIndex _dest, uint32_t _imm, IntRegIndex _op1,
+ int32_t _shiftAmt, ArmShiftType _shiftType) :
PredOp(mnem, _machInst, __opClass),
- dest(_dest), satImm(_satImm), op1(_op1),
+ dest(_dest), imm(_imm), op1(_op1),
shiftAmt(_shiftAmt), shiftType(_shiftType)
{}