summaryrefslogtreecommitdiff
path: root/src/arch/mips
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2019-04-29 17:12:08 -0700
committerGabe Black <gabeblack@google.com>2019-04-30 18:52:13 +0000
commit12eab3e7a639265250c072133e1665e796b07c5b (patch)
treec68ada359e2f99c42372ee9253047f5fa8a0c547 /src/arch/mips
parentecd6be3d11c1b1f9359f467972e84ae7713f1f63 (diff)
downloadgem5-12eab3e7a639265250c072133e1665e796b07c5b.tar.xz
arch: Stop using TheISA within the ISAs.
We know for sure what the ISA is, so there's no need for the indirection. Change-Id: I73ff04c50890d40a4c7f40caeee746b68b846cb3 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/18488 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
Diffstat (limited to 'src/arch/mips')
-rw-r--r--src/arch/mips/utility.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/mips/utility.cc b/src/arch/mips/utility.cc
index bb20c4cc9..495845d7f 100644
--- a/src/arch/mips/utility.cc
+++ b/src/arch/mips/utility.cc
@@ -268,7 +268,7 @@ copyMiscRegs(ThreadContext *src, ThreadContext *dest)
void
skipFunction(ThreadContext *tc)
{
- TheISA::PCState newPC = tc->pcState();
+ PCState newPC = tc->pcState();
newPC.set(tc->readIntReg(ReturnAddressReg));
tc->pcState(newPC);
}