summaryrefslogtreecommitdiff
path: root/src/cpu/base_dyn_inst.hh
diff options
context:
space:
mode:
authorRekai <Rekai.GonzalezAlberquilla@arm.com>2015-03-02 04:00:38 -0500
committerRekai <Rekai.GonzalezAlberquilla@arm.com>2015-03-02 04:00:38 -0500
commit3d5434022a2f97e5e855e17c8e46b08e38c8bb9e (patch)
tree9f2c3ec3404559d661d1e9537cac345b43b4d514 /src/cpu/base_dyn_inst.hh
parent987de4f5ccc5639ca03cc3c90e48bc06b5429823 (diff)
downloadgem5-3d5434022a2f97e5e855e17c8e46b08e38c8bb9e.tar.xz
cpu: o3 register renaming request handling improved
Now, prior to the renaming, the instruction requests the exact amount of registers it will need, and the rename_map decides whether the instruction is allowed to proceed or not.
Diffstat (limited to 'src/cpu/base_dyn_inst.hh')
-rw-r--r--src/cpu/base_dyn_inst.hh1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/base_dyn_inst.hh b/src/cpu/base_dyn_inst.hh
index ab275369f..875cb2946 100644
--- a/src/cpu/base_dyn_inst.hh
+++ b/src/cpu/base_dyn_inst.hh
@@ -594,6 +594,7 @@ class BaseDynInst : public ExecContext, public RefCounted
// for machines with separate int & FP reg files
int8_t numFPDestRegs() const { return staticInst->numFPDestRegs(); }
int8_t numIntDestRegs() const { return staticInst->numIntDestRegs(); }
+ int8_t numCCDestRegs() const { return staticInst->numCCDestRegs(); }
/** Returns the logical register index of the i'th destination register. */
RegIndex destRegIdx(int i) const { return staticInst->destRegIdx(i); }