diff options
| author | Giacomo Gabrielli <Giacomo.Gabrielli@arm.com> | 2010-12-07 16:19:57 -0800 |
|---|---|---|
| committer | Giacomo Gabrielli <Giacomo.Gabrielli@arm.com> | 2010-12-07 16:19:57 -0800 |
| commit | 719f9a6d4fba16af38dcfd62b25a4d708156699f (patch) | |
| tree | 1a380efa6ed27b505fdf402e2a069d217c9a4eac /src/cpu/base_dyn_inst.hh | |
| parent | 4bbdd6ceb2639fe21408ab211b7c4c7e53adb249 (diff) | |
| download | gem5-719f9a6d4fba16af38dcfd62b25a4d708156699f.tar.xz | |
O3: Make all instructions that write a misc. register not perform the write until commit.
ARM instructions updating cumulative flags (ARM FP exceptions and saturation
flags) are not serialized.
Added aliases for ARM FP exceptions and saturation flags in FPSCR. Removed
write accesses to the FP condition codes for most ARM VFP instructions: only
VCMP and VCMPE instructions update the FP condition codes. Removed a potential
cause of seg. faults in the O3 model for NEON memory macro-ops (ARM).
Diffstat (limited to 'src/cpu/base_dyn_inst.hh')
| -rw-r--r-- | src/cpu/base_dyn_inst.hh | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/cpu/base_dyn_inst.hh b/src/cpu/base_dyn_inst.hh index 638ee33c1..bd2d9fa95 100644 --- a/src/cpu/base_dyn_inst.hh +++ b/src/cpu/base_dyn_inst.hh @@ -859,7 +859,8 @@ BaseDynInst<Impl>::readBytes(Addr addr, uint8_t *data, if (fault != NoFault) { // Return a fixed value to keep simulation deterministic even // along misspeculated paths. - bzero(data, size); + if (data) + bzero(data, size); } if (traceData) { |