diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2007-04-13 13:59:31 +0000 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2007-04-13 13:59:31 +0000 |
| commit | c7f1cf1d58cf50118c18b1afc4c938eafba81492 (patch) | |
| tree | be5c82a40f629e12e88f6eb132c0fee27e352ae7 /src/cpu/base_dyn_inst.hh | |
| parent | 6ec510385dd23f339f86f3ace4339c791affba89 (diff) | |
| download | gem5-c7f1cf1d58cf50118c18b1afc4c938eafba81492.tar.xz | |
Remove most of the special handling for delay slots since they have to be squashed anyway on a mispredict. This is because the NNPC value they saw when executing was incorrect.
--HG--
extra : convert_revision : b42c4eb28b4fbba66c65cbd0a5033bf886c1532d
Diffstat (limited to 'src/cpu/base_dyn_inst.hh')
| -rw-r--r-- | src/cpu/base_dyn_inst.hh | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/cpu/base_dyn_inst.hh b/src/cpu/base_dyn_inst.hh index eed05c2f1..b02038b3e 100644 --- a/src/cpu/base_dyn_inst.hh +++ b/src/cpu/base_dyn_inst.hh @@ -709,7 +709,9 @@ class BaseDynInst : public FastAlloc, public RefCounted /** Set the next NPC of this instruction (the target in Mips or Sparc).*/ void setNextNPC(uint64_t val) { +#if ISA_HAS_DELAY_SLOT nextNPC = val; +#endif } /** Sets the ASID. */ |