diff options
author | Yasuko Eckert <yasuko.eckert@amd.com> | 2013-10-15 14:22:44 -0400 |
---|---|---|
committer | Yasuko Eckert <yasuko.eckert@amd.com> | 2013-10-15 14:22:44 -0400 |
commit | 2c293823aa7cb6d2cac4c0ff35e2023ff132a8f2 (patch) | |
tree | 040fdd5bad814d7cb7ee40934974d2b38b28d67a /src/cpu/o3/free_list.cc | |
parent | 552622184752dc798bc81f9b0b395db68aee9511 (diff) | |
download | gem5-2c293823aa7cb6d2cac4c0ff35e2023ff132a8f2.tar.xz |
cpu: add a condition-code register class
Add a third register class for condition codes,
in parallel with the integer and FP classes.
No ISAs use the CC class at this point though.
Diffstat (limited to 'src/cpu/o3/free_list.cc')
-rw-r--r-- | src/cpu/o3/free_list.cc | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/cpu/o3/free_list.cc b/src/cpu/o3/free_list.cc index 0c8a16d0d..a9544587e 100644 --- a/src/cpu/o3/free_list.cc +++ b/src/cpu/o3/free_list.cc @@ -29,7 +29,9 @@ * Authors: Kevin Lim */ +#include "arch/registers.hh" #include "base/trace.hh" +#include "config/the_isa.hh" #include "cpu/o3/free_list.hh" #include "debug/FreeList.hh" |