summaryrefslogtreecommitdiff
path: root/src/cpu/o3/lsq_unit.hh
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2019-04-17 10:54:51 +0800
committerIru Cai <mytbk920423@gmail.com>2019-04-17 10:54:51 +0800
commit30488f4a29e9092e0d0dd304ec113dcc92e171f4 (patch)
treefff1e24c94b44f8fbaa2fff3f9b676ca337b6d21 /src/cpu/o3/lsq_unit.hh
parentbf35a9ab1e9664846c9e03c9ffa5eba589bed159 (diff)
downloadgem5-30488f4a29e9092e0d0dd304ec113dcc92e171f4.tar.xz
add a trackBranch option
Diffstat (limited to 'src/cpu/o3/lsq_unit.hh')
-rw-r--r--src/cpu/o3/lsq_unit.hh1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/o3/lsq_unit.hh b/src/cpu/o3/lsq_unit.hh
index c512ef819..fbe5248f7 100644
--- a/src/cpu/o3/lsq_unit.hh
+++ b/src/cpu/o3/lsq_unit.hh
@@ -529,6 +529,7 @@ class LSQUnit {
bool isFuturistic;
bool allowSpecBuffHit;
bool useIFT;
+ bool trackBranch;
/* [mengjia] different schemes determine values of 4 variables. */
// Will also need how many read/write ports the Dcache has. Or keep track