diff options
author | Gabe Black <gabeblack@google.com> | 2018-11-19 17:20:31 -0800 |
---|---|---|
committer | Gabe Black <gabeblack@google.com> | 2018-12-20 19:27:51 +0000 |
commit | 88bbabe93f339f9db301caf43bf2cca2a0e8048c (patch) | |
tree | 66323afaa9348f392deafe11d88973fd3034001b /src/cpu/o3/thread_context_impl.hh | |
parent | 67d58e81825d7dff17def2cfeedf5d958141be55 (diff) | |
download | gem5-88bbabe93f339f9db301caf43bf2cca2a0e8048c.tar.xz |
arch, cpu: Remove float type accessors.
Use the binary accessors instead.
Change-Id: Iff1877e92c79df02b3d13635391a8c2f025776a2
Reviewed-on: https://gem5-review.googlesource.com/c/14457
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/cpu/o3/thread_context_impl.hh')
-rw-r--r-- | src/cpu/o3/thread_context_impl.hh | 20 |
1 files changed, 2 insertions, 18 deletions
diff --git a/src/cpu/o3/thread_context_impl.hh b/src/cpu/o3/thread_context_impl.hh index d9f84fb52..f4b5cb4f4 100644 --- a/src/cpu/o3/thread_context_impl.hh +++ b/src/cpu/o3/thread_context_impl.hh @@ -200,17 +200,10 @@ O3ThreadContext<Impl>::readIntRegFlat(int reg_idx) } template <class Impl> -TheISA::FloatReg -O3ThreadContext<Impl>::readFloatRegFlat(int reg_idx) -{ - return cpu->readArchFloatReg(reg_idx, thread->threadId()); -} - -template <class Impl> TheISA::FloatRegBits O3ThreadContext<Impl>::readFloatRegBitsFlat(int reg_idx) { - return cpu->readArchFloatRegInt(reg_idx, thread->threadId()); + return cpu->readArchFloatRegBits(reg_idx, thread->threadId()); } template <class Impl> @@ -253,18 +246,9 @@ O3ThreadContext<Impl>::setIntRegFlat(int reg_idx, uint64_t val) template <class Impl> void -O3ThreadContext<Impl>::setFloatRegFlat(int reg_idx, FloatReg val) -{ - cpu->setArchFloatReg(reg_idx, val, thread->threadId()); - - conditionalSquash(); -} - -template <class Impl> -void O3ThreadContext<Impl>::setFloatRegBitsFlat(int reg_idx, FloatRegBits val) { - cpu->setArchFloatRegInt(reg_idx, val, thread->threadId()); + cpu->setArchFloatRegBits(reg_idx, val, thread->threadId()); conditionalSquash(); } |