summaryrefslogtreecommitdiff
path: root/src/cpu/reg_class.cc
diff options
context:
space:
mode:
authorYasuko Eckert <yasuko.eckert@amd.com>2013-10-15 14:22:44 -0400
committerYasuko Eckert <yasuko.eckert@amd.com>2013-10-15 14:22:44 -0400
commit2c293823aa7cb6d2cac4c0ff35e2023ff132a8f2 (patch)
tree040fdd5bad814d7cb7ee40934974d2b38b28d67a /src/cpu/reg_class.cc
parent552622184752dc798bc81f9b0b395db68aee9511 (diff)
downloadgem5-2c293823aa7cb6d2cac4c0ff35e2023ff132a8f2.tar.xz
cpu: add a condition-code register class
Add a third register class for condition codes, in parallel with the integer and FP classes. No ISAs use the CC class at this point though.
Diffstat (limited to 'src/cpu/reg_class.cc')
-rw-r--r--src/cpu/reg_class.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/reg_class.cc b/src/cpu/reg_class.cc
index a3de17b8b..1805eae13 100644
--- a/src/cpu/reg_class.cc
+++ b/src/cpu/reg_class.cc
@@ -33,5 +33,6 @@
const char *RegClassStrings[] = {
"IntRegClass",
"FloatRegClass",
+ "CCRegClass",
"MiscRegClass"
};