summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorKorey Sewell <ksewell@umich.edu>2007-06-22 21:09:35 -0400
committerKorey Sewell <ksewell@umich.edu>2007-06-22 21:09:35 -0400
commitac19e0c5050219cbb0579a319fa3fab5cf92835d (patch)
tree31d0755577a6553fa72246fba1dd664afa866ce6 /src/cpu
parentc6d137f5655dec978e1555e17e3a850f88a541c4 (diff)
downloadgem5-ac19e0c5050219cbb0579a319fa3fab5cf92835d.tar.xz
FINISH off merge of mips mt/dsp isa extensions by adding the ControlBitfieldOPerand to ISA Parser. Now, while things do build, we have to fix broken functionality...
src/arch/isa_parser.py: add back deleted writeback in Control Operand --HG-- extra : convert_revision : dba11af220a1281fa53f79d87e4f8752bdfc56db
Diffstat (limited to 'src/cpu')
0 files changed, 0 insertions, 0 deletions