summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorPolina Dudnik <pdudnik@gmail.com>2009-09-01 10:38:25 -0500
committerPolina Dudnik <pdudnik@gmail.com>2009-09-01 10:38:25 -0500
commitca0e0c368357f1e31b69c92ada4e3021b84d5560 (patch)
treec120400c94c39efdd92faefc2f538048eea875b7 /src/cpu
parent041a8cefc72dd20d99acdd9e1042949f49ab460c (diff)
downloadgem5-ca0e0c368357f1e31b69c92ada4e3021b84d5560.tar.xz
SCons fix to always make MemTest object
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/memtest/SConscript8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/cpu/memtest/SConscript b/src/cpu/memtest/SConscript
index 7832632e4..61aa0969e 100644
--- a/src/cpu/memtest/SConscript
+++ b/src/cpu/memtest/SConscript
@@ -30,9 +30,9 @@
Import('*')
-if 'O3CPU' in env['CPU_MODELS']:
- SimObject('MemTest.py')
+#if 'O3CPU' in env['CPU_MODELS']:
+SimObject('MemTest.py')
- Source('memtest.cc')
+Source('memtest.cc')
- TraceFlag('MemTest')
+TraceFlag('MemTest')