diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2012-02-13 06:46:43 -0500 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2012-02-13 06:46:43 -0500 |
| commit | abc212461b865a47437a8dbf532b497ea4562137 (patch) | |
| tree | 1d0163d952b7ff3b6ee3bcbf5b3fa84d60f4536e /src/dev/CopyEngine.py | |
| parent | 63777fb23f043012ba052fc9c5968da7bdd59221 (diff) | |
| download | gem5-abc212461b865a47437a8dbf532b497ea4562137.tar.xz | |
MEM: Explicit ports and Python binding on CopyEngine
The copy-engine ports were previously created implicitly and bound
based on the dma port peer rather than relying on the normal Python
binding (connectPorts) being called explicitly. This patch makes the
copy engine port similar to all other ports in that they are visibly
in the Python class and bound using the normal explicit calls through
Python.
Diffstat (limited to 'src/dev/CopyEngine.py')
| -rw-r--r-- | src/dev/CopyEngine.py | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/dev/CopyEngine.py b/src/dev/CopyEngine.py index 29d9a23dd..b89486be8 100644 --- a/src/dev/CopyEngine.py +++ b/src/dev/CopyEngine.py @@ -33,6 +33,7 @@ from Pci import PciDevice class CopyEngine(PciDevice): type = 'CopyEngine' + dma = VectorMasterPort("Copy engine DMA port") VendorID = 0x8086 DeviceID = 0x1a38 Revision = 0xA2 # CM2 stepping (newest listed) |