summaryrefslogtreecommitdiff
path: root/src/python/swig
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2007-05-25 19:29:32 -0700
committerGabe Black <gblack@eecs.umich.edu>2007-05-25 19:29:32 -0700
commita3ae9486d543f23cd4203381e7bcf2ce86c51389 (patch)
treed66d3b9851f3002d0746c7af830062480f83773d /src/python/swig
parentad02a59f89139a75dfcfaa7a79498e54f7ce7e5d (diff)
parent44ebb8d3e27329e9f0b501897585359b4ab696f2 (diff)
downloadgem5-a3ae9486d543f23cd4203381e7bcf2ce86c51389.tar.xz
Merge zizzer.eecs.umich.edu:/bk/newmem
into doughnut.mwconnections.com:/home/gblack/m5/newmem-x86 --HG-- extra : convert_revision : 276d00a73b1834d5262129c3f7e0f7fae18e23bc
Diffstat (limited to 'src/python/swig')
-rw-r--r--src/python/swig/pyobject.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/python/swig/pyobject.cc b/src/python/swig/pyobject.cc
index 11141fa84..2a5f2b9fb 100644
--- a/src/python/swig/pyobject.cc
+++ b/src/python/swig/pyobject.cc
@@ -62,6 +62,7 @@ lookupPort(SimObject *so, const std::string &name, int i)
/**
* Connect the described MemObject ports. Called from Python via SWIG.
+ * The indices i1 & i2 will be -1 for regular ports, >= 0 for vector ports.
*/
int
connectPorts(SimObject *o1, const std::string &name1, int i1,