summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2009-12-31 15:30:50 -0500
committerGabe Black <gblack@eecs.umich.edu>2009-12-31 15:30:50 -0500
commitcc07dcf02654267227d9de6ae0898d39d5ea5438 (patch)
tree1bec0ecf7c702aab29993e59ca0a496716b225f4 /src/sim
parent1261f1d8db6134d47ccf27bb9b2bbb275deb6b84 (diff)
downloadgem5-cc07dcf02654267227d9de6ae0898d39d5ea5438.tar.xz
MIPS: Extract CPU pointer from the thread context in scheduleCP0 setMiscReg.
The MIPS ISA object expects to be constructed with a CPU pointer it uses to look at other thread contexts and allow them to be manipulated with control registers. Unfortunately, that differs from all the other ISA classes and would complicate their implementation. This change makes the event constructor use a CPU pointer pulled out of the thread context passed to setMiscReg instead.
Diffstat (limited to 'src/sim')
0 files changed, 0 insertions, 0 deletions