diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2013-04-23 00:03:07 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2013-04-23 00:03:07 -0500 |
commit | 95eebf9e5ef61a8937a3fcca802d25a1c620340b (patch) | |
tree | 4f10a4f873361301c7d79e4060cbf039e0651021 /src | |
parent | 3295e6de699d2baa8a73cc9280f1929a42314f00 (diff) | |
download | gem5-95eebf9e5ef61a8937a3fcca802d25a1c620340b.tar.xz |
ruby: mesi coherence protocol: remove unused state M_MB
Diffstat (limited to 'src')
-rw-r--r-- | src/mem/protocol/MESI_CMP_directory-L2cache.sm | 20 |
1 files changed, 6 insertions, 14 deletions
diff --git a/src/mem/protocol/MESI_CMP_directory-L2cache.sm b/src/mem/protocol/MESI_CMP_directory-L2cache.sm index 645b2d94c..122faaaf1 100644 --- a/src/mem/protocol/MESI_CMP_directory-L2cache.sm +++ b/src/mem/protocol/MESI_CMP_directory-L2cache.sm @@ -72,7 +72,6 @@ machine(L2Cache, "MESI Directory L2 Cache CMP") // Blocking states SS_MB, AccessPermission:Busy, desc="Blocked for L1_GETX from SS"; MT_MB, AccessPermission:Busy, desc="Blocked for L1_GETX from MT"; - M_MB, AccessPermission:Busy, desc="Blocked for L1_GETX from M"; MT_IIB, AccessPermission:Busy, desc="Blocked for L1_GETS from MT, waiting for unblock and data"; MT_IB, AccessPermission:Busy, desc="Blocked for L1_GETS from MT, got unblock, waiting for data"; @@ -817,21 +816,21 @@ machine(L2Cache, "MESI Directory L2 Cache CMP") // BASE STATE - I // Transitions from I (Idle) - transition({NP, IS, ISS, IM, SS, M, M_I, I_I, S_I, M_MB, MT_IB, MT_SB}, L1_PUTX) { + transition({NP, IS, ISS, IM, SS, M, M_I, I_I, S_I, MT_IB, MT_SB}, L1_PUTX) { t_sendWBAck; jj_popL1RequestQueue; } - transition({NP, SS, M, MT, M_I, I_I, S_I, IS, ISS, IM, M_MB, MT_IB, MT_SB}, L1_PUTX_old) { + transition({NP, SS, M, MT, M_I, I_I, S_I, IS, ISS, IM, MT_IB, MT_SB}, L1_PUTX_old) { t_sendWBAck; jj_popL1RequestQueue; } - transition({IM, IS, ISS, SS_MB, M_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, {L2_Replacement, L2_Replacement_clean}) { + transition({IM, IS, ISS, SS_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, {L2_Replacement, L2_Replacement_clean}) { zz_stallAndWaitL1RequestQueue; } - transition({IM, IS, ISS, SS_MB, M_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, MEM_Inv) { + transition({IM, IS, ISS, SS_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, MEM_Inv) { zn_recycleResponseNetwork; } @@ -840,7 +839,7 @@ machine(L2Cache, "MESI Directory L2 Cache CMP") } - transition({SS_MB, M_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, {L1_GETS, L1_GET_INSTR, L1_GETX, L1_UPGRADE}) { + transition({SS_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, {L1_GETS, L1_GET_INSTR, L1_GETX, L1_UPGRADE}) { zz_stallAndWaitL1RequestQueue; } @@ -1040,14 +1039,7 @@ machine(L2Cache, "MESI Directory L2 Cache CMP") kd_wakeUpDependents; } - transition(SS_MB, Exclusive_Unblock, MT) { - // update actual directory - mmu_markExclusiveFromUnblock; - k_popUnblockQueue; - kd_wakeUpDependents; - } - - transition({M_MB, MT_MB}, Exclusive_Unblock, MT) { + transition({SS_MB,MT_MB}, Exclusive_Unblock, MT) { // update actual directory mmu_markExclusiveFromUnblock; k_popUnblockQueue; |