summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2020-02-25learning-gem5: timing readsimple-object-demoIru Cai
2020-02-11learning-gem5: memory access example for simple objectIru Cai
2020-02-04arch-arm: AArch64 reg access HCR_EL2.E2H filterAdrian Herrera
2020-02-04arch-arm: reg access permissions highest EL helperAdrian Herrera
2020-02-04arch-arm: Split translateFs to distinguish when MMU is on/offGiacomo Travaglini
2020-02-01arch,sim: Merge initCPU into the ISA System classes.Gabe Black
2020-02-01arch,sim: Merge initCPU and startupCPU.Gabe Black
2020-02-01sim,cpu: Move the call to initCPU into System.Gabe Black
2020-02-01arch,base,cpu: Add some default constructors/operators explicitly.Gabe Black
2020-02-01base: Delete an inet.hh accessor which is unused and makes gcc 9 upset.Gabe Black
2020-02-01scons: Disable spurious "array-bounds" warnings for protobuf cc files.Gabe Black
2020-02-01scons: Add a mechanism to append flags when building particular files.Gabe Black
2020-01-31dev-arm: add boot_loader param to RealView setupBootLoaderCiro Santilli
2020-01-31mem: Make slicc generate some default methods explicitly.Gabe Black
2020-01-29cpu: move initCPU calls from initState to initAyaz Akram
2020-01-25sim: Add a GuestABI mechanism to allocate space for a return value.Gabe Black
2020-01-23cpu: Fix ExeTraceRecord::traceInst.Gabe Black
2020-01-23sim: Move findFreeContext to System.Gabe Black
2020-01-23sim: Eliminate the breakAtKernelFunction function.Gabe Black
2020-01-23dev-arm: SP805 peripherals in VExpress_GEM5_BaseAdrian Herrera
2020-01-23cpu: Consolidate and move the CPU's calls to TheISA::initCPU.Gabe Black
2020-01-22dev-arm: add Watchdog Module SP805 modelAdrian Herrera
2020-01-22dev-arm: VExpress_GEM5_Base, add refclock 32KHzAdrian Herrera
2020-01-22fastmodel: Implement CC reg accessors.Gabe Black
2020-01-22arm: Remove checkpointing from the ARM TLBs.Gabe Black
2020-01-22arch: Get rid of the unused (and mostly undefined) zeroRegisters.Gabe Black
2020-01-21dev-arm: add FixedClock SimObjectAdrian Herrera
2020-01-21mem-cache: Fix invalidation of prefetchersDaniel R. Carvalho
2020-01-20arch-arm: Fix EL2 target exception level for SP alignment fault.Jordi Vaquero
2020-01-17mem-cache: Add print function to ReplaceableEntryDaniel R. Carvalho
2020-01-17mem-cache: Add getter for the number of valid sub-blksDaniel R. Carvalho
2020-01-17mem-cache: Add multiple eviction statsDaniel R. Carvalho
2020-01-17mem-cache: Make findVictim non-constDaniel R. Carvalho
2020-01-17mem-cache: Add more compression statsDaniel R. Carvalho
2020-01-17mem-cache: Factor out multiple block evictionDaniel R. Carvalho
2020-01-15arch-arm: ELIsInHost, check VHE and SecEL2Adrian Herrera
2020-01-15arch-arm: Virtualization Host Extensions checkingAdrian Herrera
2020-01-14mem-garnet: Use smart pointers for CrossbarSwitch's membersDaniel R. Carvalho
2020-01-14x86: Stop clearing RAX for BIST in initCPU.Gabe Black
2020-01-14x86: Move local APIC initialization out of initCPU.Gabe Black
2020-01-14x86: Move miscreg initialization to the ISA class.Gabe Black
2020-01-13sim: Add a dumpSimcall mechanism to GuestABI.Gabe Black
2020-01-13sim: Add a unit test for the GuestABI mechanism.Gabe Black
2020-01-13sim: Implement a varargs like mechanism for GuestABI system.Gabe Black
2020-01-13systemc: keep SC_CONCAT* macroEarl Ou
2020-01-11arch: Make the generic micropc enabled PCState set nupc to 1.Gabe Black
2020-01-10dev-arm: VExpress_GEM5_Base, fix daughterboard referenceAdrian Herrera
2020-01-09tests,base: Added GTest for base/socket.ccBobby R. Bruce
2020-01-09tests: Updated gtest/logging.cc to print log rather than fail.Bobby R. Bruce
2020-01-09base: Include some required headers in amo.hh.Gabe Black