summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
Diffstat
-rw-r--r--configs/ruby/MESI_CMP_directory.py10
-rw-r--r--configs/ruby/MI_example.py8
-rw-r--r--configs/ruby/MOESI_CMP_directory.py10
-rw-r--r--configs/ruby/MOESI_CMP_token.py10
-rw-r--r--configs/ruby/MOESI_hammer.py8
-rw-r--r--configs/ruby/Network_test.py4
6 files changed, 25 insertions, 25 deletions
diff --git a/configs/ruby/MESI_CMP_directory.py b/configs/ruby/MESI_CMP_directory.py
index ffb14977f..b11637114 100644
--- a/configs/ruby/MESI_CMP_directory.py
+++ b/configs/ruby/MESI_CMP_directory.py
@@ -110,7 +110,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
if piobus != None:
cpu_seq.pio_port = piobus.slave
- exec("system.l1_cntrl%d = l1_cntrl" % i)
+ exec("ruby_system.l1_cntrl%d = l1_cntrl" % i)
#
# Add controllers and sequencers to the appropriate lists
@@ -135,7 +135,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
L2cacheMemory = l2_cache,
ruby_system = ruby_system)
- exec("system.l2_cntrl%d = l2_cntrl" % i)
+ exec("ruby_system.l2_cntrl%d = l2_cntrl" % i)
l2_cntrl_nodes.append(l2_cntrl)
cntrl_count += 1
@@ -165,7 +165,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
memBuffer = mem_cntrl,
ruby_system = ruby_system)
- exec("system.dir_cntrl%d = dir_cntrl" % i)
+ exec("ruby_system.dir_cntrl%d = dir_cntrl" % i)
dir_cntrl_nodes.append(dir_cntrl)
cntrl_count += 1
@@ -182,8 +182,8 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
dma_sequencer = dma_seq,
ruby_system = ruby_system)
- exec("system.dma_cntrl%d = dma_cntrl" % i)
- exec("system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
+ exec("ruby_system.dma_cntrl%d = dma_cntrl" % i)
+ exec("ruby_system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
dma_cntrl_nodes.append(dma_cntrl)
cntrl_count += 1
diff --git a/configs/ruby/MI_example.py b/configs/ruby/MI_example.py
index 316251ff0..0514a7240 100644
--- a/configs/ruby/MI_example.py
+++ b/configs/ruby/MI_example.py
@@ -96,7 +96,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
if piobus != None:
cpu_seq.pio_port = piobus.slave
- exec("system.l1_cntrl%d = l1_cntrl" % i)
+ exec("ruby_system.l1_cntrl%d = l1_cntrl" % i)
#
# Add controllers and sequencers to the appropriate lists
#
@@ -132,7 +132,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
memBuffer = mem_cntrl,
ruby_system = ruby_system)
- exec("system.dir_cntrl%d = dir_cntrl" % i)
+ exec("ruby_system.dir_cntrl%d = dir_cntrl" % i)
dir_cntrl_nodes.append(dir_cntrl)
cntrl_count += 1
@@ -149,8 +149,8 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
dma_sequencer = dma_seq,
ruby_system = ruby_system)
- exec("system.dma_cntrl%d = dma_cntrl" % i)
- exec("system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
+ exec("ruby_system.dma_cntrl%d = dma_cntrl" % i)
+ exec("ruby_system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
dma_cntrl_nodes.append(dma_cntrl)
cntrl_count += 1
diff --git a/configs/ruby/MOESI_CMP_directory.py b/configs/ruby/MOESI_CMP_directory.py
index 3a69b657e..bc8bcf8e7 100644
--- a/configs/ruby/MOESI_CMP_directory.py
+++ b/configs/ruby/MOESI_CMP_directory.py
@@ -106,7 +106,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
if piobus != None:
cpu_seq.pio_port = piobus.slave
- exec("system.l1_cntrl%d = l1_cntrl" % i)
+ exec("ruby_system.l1_cntrl%d = l1_cntrl" % i)
#
# Add controllers and sequencers to the appropriate lists
#
@@ -130,7 +130,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
L2cacheMemory = l2_cache,
ruby_system = ruby_system)
- exec("system.l2_cntrl%d = l2_cntrl" % i)
+ exec("ruby_system.l2_cntrl%d = l2_cntrl" % i)
l2_cntrl_nodes.append(l2_cntrl)
cntrl_count += 1
@@ -158,7 +158,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
memBuffer = mem_cntrl,
ruby_system = ruby_system)
- exec("system.dir_cntrl%d = dir_cntrl" % i)
+ exec("ruby_system.dir_cntrl%d = dir_cntrl" % i)
dir_cntrl_nodes.append(dir_cntrl)
cntrl_count += 1
@@ -175,8 +175,8 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
dma_sequencer = dma_seq,
ruby_system = ruby_system)
- exec("system.dma_cntrl%d = dma_cntrl" % i)
- exec("system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
+ exec("ruby_system.dma_cntrl%d = dma_cntrl" % i)
+ exec("ruby_system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
dma_cntrl_nodes.append(dma_cntrl)
cntrl_count += 1
diff --git a/configs/ruby/MOESI_CMP_token.py b/configs/ruby/MOESI_CMP_token.py
index 5036a5bb2..d805e2e8d 100644
--- a/configs/ruby/MOESI_CMP_token.py
+++ b/configs/ruby/MOESI_CMP_token.py
@@ -126,7 +126,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
if piobus != None:
cpu_seq.pio_port = piobus.slave
- exec("system.l1_cntrl%d = l1_cntrl" % i)
+ exec("ruby_system.l1_cntrl%d = l1_cntrl" % i)
#
# Add controllers and sequencers to the appropriate lists
#
@@ -151,7 +151,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
N_tokens = n_tokens,
ruby_system = ruby_system)
- exec("system.l2_cntrl%d = l2_cntrl" % i)
+ exec("ruby_system.l2_cntrl%d = l2_cntrl" % i)
l2_cntrl_nodes.append(l2_cntrl)
cntrl_count += 1
@@ -180,7 +180,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
l2_select_num_bits = l2_bits,
ruby_system = ruby_system)
- exec("system.dir_cntrl%d = dir_cntrl" % i)
+ exec("ruby_system.dir_cntrl%d = dir_cntrl" % i)
dir_cntrl_nodes.append(dir_cntrl)
cntrl_count += 1
@@ -197,8 +197,8 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
dma_sequencer = dma_seq,
ruby_system = ruby_system)
- exec("system.dma_cntrl%d = dma_cntrl" % i)
- exec("system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
+ exec("ruby_system.dma_cntrl%d = dma_cntrl" % i)
+ exec("ruby_system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
dma_cntrl_nodes.append(dma_cntrl)
cntrl_count += 1
diff --git a/configs/ruby/MOESI_hammer.py b/configs/ruby/MOESI_hammer.py
index d0f38d922..1919386c0 100644
--- a/configs/ruby/MOESI_hammer.py
+++ b/configs/ruby/MOESI_hammer.py
@@ -122,7 +122,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
if options.recycle_latency:
l1_cntrl.recycle_latency = options.recycle_latency
- exec("system.l1_cntrl%d = l1_cntrl" % i)
+ exec("ruby_system.l1_cntrl%d = l1_cntrl" % i)
#
# Add controllers and sequencers to the appropriate lists
#
@@ -192,7 +192,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
if options.recycle_latency:
dir_cntrl.recycle_latency = options.recycle_latency
- exec("system.dir_cntrl%d = dir_cntrl" % i)
+ exec("ruby_system.dir_cntrl%d = dir_cntrl" % i)
dir_cntrl_nodes.append(dir_cntrl)
cntrl_count += 1
@@ -209,8 +209,8 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
dma_sequencer = dma_seq,
ruby_system = ruby_system)
- exec("system.dma_cntrl%d = dma_cntrl" % i)
- exec("system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
+ exec("ruby_system.dma_cntrl%d = dma_cntrl" % i)
+ exec("ruby_system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
dma_cntrl_nodes.append(dma_cntrl)
if options.recycle_latency:
diff --git a/configs/ruby/Network_test.py b/configs/ruby/Network_test.py
index df2631cd4..de38e72fb 100644
--- a/configs/ruby/Network_test.py
+++ b/configs/ruby/Network_test.py
@@ -97,7 +97,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
if piobus != None:
cpu_seq.pio_port = piobus.slave
- exec("system.l1_cntrl%d = l1_cntrl" % i)
+ exec("ruby_system.l1_cntrl%d = l1_cntrl" % i)
#
# Add controllers and sequencers to the appropriate lists
#
@@ -129,7 +129,7 @@ def create_system(options, system, piobus, dma_ports, ruby_system):
memBuffer = mem_cntrl,
ruby_system = ruby_system)
- exec("system.dir_cntrl%d = dir_cntrl" % i)
+ exec("ruby_system.dir_cntrl%d = dir_cntrl" % i)
dir_cntrl_nodes.append(dir_cntrl)
cntrl_count += 1
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-26 04:41:33 +0000