summaryrefslogtreecommitdiff
path: root/src/arch/arm/fastmodel/iris/thread_context.hh
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/arm/fastmodel/iris/thread_context.hh')
-rw-r--r--src/arch/arm/fastmodel/iris/thread_context.hh17
1 files changed, 5 insertions, 12 deletions
diff --git a/src/arch/arm/fastmodel/iris/thread_context.hh b/src/arch/arm/fastmodel/iris/thread_context.hh
index 77f3ec9fa..5d6827cc9 100644
--- a/src/arch/arm/fastmodel/iris/thread_context.hh
+++ b/src/arch/arm/fastmodel/iris/thread_context.hh
@@ -83,6 +83,7 @@ class ThreadContext : public ::ThreadContext
ResourceIds miscRegIds;
ResourceIds intReg32Ids;
ResourceIds intReg64Ids;
+ ResourceIds ccRegIds;
iris::ResourceId pcRscId = iris::IRIS_UINT64_MAX;
iris::ResourceId icountRscId;
@@ -386,7 +387,7 @@ class ThreadContext : public ::ThreadContext
RegVal
readCCReg(RegIndex reg_idx) const override
{
- panic("%s not implemented.", __FUNCTION__);
+ return readCCRegFlat(reg_idx);
}
void setIntReg(RegIndex reg_idx, RegVal val) override;
@@ -419,7 +420,7 @@ class ThreadContext : public ::ThreadContext
void
setCCReg(RegIndex reg_idx, RegVal val) override
{
- panic("%s not implemented.", __FUNCTION__);
+ setCCRegFlat(reg_idx, val);
}
void pcStateNoRecord(const ArmISA::PCState &val) override { pcState(val); }
@@ -547,16 +548,8 @@ class ThreadContext : public ::ThreadContext
panic("%s not implemented.", __FUNCTION__);
}
- RegVal
- readCCRegFlat(RegIndex idx) const override
- {
- panic("%s not implemented.", __FUNCTION__);
- }
- void
- setCCRegFlat(RegIndex idx, RegVal val) override
- {
- panic("%s not implemented.", __FUNCTION__);
- }
+ RegVal readCCRegFlat(RegIndex idx) const override;
+ void setCCRegFlat(RegIndex idx, RegVal val) override;
/** @} */
};