summaryrefslogtreecommitdiff
path: root/src/mem/cache/prefetch/Prefetcher.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/mem/cache/prefetch/Prefetcher.py')
-rw-r--r--src/mem/cache/prefetch/Prefetcher.py5
1 files changed, 0 insertions, 5 deletions
diff --git a/src/mem/cache/prefetch/Prefetcher.py b/src/mem/cache/prefetch/Prefetcher.py
index c4b6b8845..6bb4e52d3 100644
--- a/src/mem/cache/prefetch/Prefetcher.py
+++ b/src/mem/cache/prefetch/Prefetcher.py
@@ -69,11 +69,6 @@ class BasePrefetcher(ClockedObject):
"Perform a tagged prefetch for instruction fetches always")
sys = Param.System(Parent.any, "System this device belongs to")
-class GHBPrefetcher(BasePrefetcher):
- type = 'GHBPrefetcher'
- cxx_class = 'GHBPrefetcher'
- cxx_header = "mem/cache/prefetch/ghb.hh"
-
class StridePrefetcher(BasePrefetcher):
type = 'StridePrefetcher'
cxx_class = 'StridePrefetcher'