index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2005-03-10
Add better support for using checkpoints.
Nathan Binkert
2005-03-10
update genini so it is more like m5
Nathan Binkert
2005-03-10
Merge zizzer:/z/m5/Bitkeeper/m5
Ron Dreslinski
2005-03-10
Updated to be frequency independent
Ali Saidi
2005-03-10
fix typo in SyscallReturn Object
Ali Saidi
2005-03-09
Merge zizzer:/bk/m5 into zeep.eecs.umich.edu:/z/saidi/work/m5
Ali Saidi
2005-03-09
Added new ping and memory latency stride 8 test
Ali Saidi
2005-03-09
Changed all syscalls to use syscall return object.
Ali Saidi
2005-03-09
Add support for using the variables that m5 was compiled with for
Nathan Binkert
2005-03-09
We should import m5config *after* we do the CPPDEFINES stuff,
Nathan Binkert
2005-03-09
Merge zizzer:/z/m5/Bitkeeper/m5
Ron Dreslinski
2005-03-09
fix typo in the fixed etherlink serialization.
Lisa Hsu
2005-03-09
Fix tracediff to work with new parameter and output directory structure.
Steve Reinhardt
2005-03-09
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/m5
Steve Reinhardt
2005-03-09
Fix a couple of bugs introduced (or tickled) by the .ini sorting change.
Steve Reinhardt
2005-03-08
Pass all scons defined pre-processor macro variables to the
Nathan Binkert
2005-03-08
Split the string importer from the rest of the mpy parsing
Nathan Binkert
2005-03-08
Merge zizzer:/bk/m5 into zed.eecs.umich.edu:/z/hsul/work/m5/pact05
Lisa Hsu
2005-03-08
make some changes to bonnie - now that the simulator uses more memory the old...
Lisa Hsu
2005-03-08
By default, we don't want to be sampling
Nathan Binkert
2005-03-08
Fix serialization of the EtherLink object
Nathan Binkert
2005-03-08
Fix the singalling from server to client so that the
Nathan Binkert
2005-03-08
Only try to import cpt.mpy if we need it.
Nathan Binkert
2005-03-07
Merge zizzer:/bk/m5 into vm1.reinhardt.house:/z/stever/bk/m5
Steve Reinhardt
2005-03-07
More restructuring on Python config code for auto-generating
Steve Reinhardt
2005-03-07
Merge zizzer:/z/m5/Bitkeeper/m5
Ron Dreslinski
2005-03-07
Make it easier to find a jobfile.
Nathan Binkert
2005-03-07
Merge zizzer:/z/m5/Bitkeeper/m5
Ron Dreslinski
2005-03-05
Sort fields in .ini files generated by Python config
Steve Reinhardt
2005-03-05
the client and server aren't rate-matched anymore and the timing of the netca...
Lisa Hsu
2005-03-03
fix naming error - before we set CLIENT_MEMORY_SIZE and then when we wanted t...
Lisa Hsu
2005-03-02
Make AddToPath and LoadMpyFile visible inside .mpy modules
Steve Reinhardt
2005-03-02
Merge zizzer:/bk/m5 into zeep.eecs.umich.edu:/z/saidi/work/m5
Ali Saidi
2005-03-01
Two fixes to try and get TLB miss cost more in line with real platform:
Steve Reinhardt
2005-03-01
add the new func unit into the overall list.
Lisa Hsu
2005-03-01
add some comments.
Nathan Binkert
2005-03-01
Add FUDesc for IprAccess
Ali Saidi
2005-03-01
Merge zizzer:/bk/m5 into zeep.eecs.umich.edu:/z/saidi/work/m5
Ali Saidi
2005-03-01
Updated Monet Configuration and validations tests
Ali Saidi
2005-03-01
Fix stats incompatibility with g++ 3.4.
Steve Reinhardt
2005-03-01
Add a new operation class for IPR accesses, and have IPR-accessing
Steve Reinhardt
2005-02-25
Make all StaticInst methods const. StaticInst objects represent a
Steve Reinhardt
2005-02-25
Merge zizzer:/z/m5/Bitkeeper/m5
Ron Dreslinski
2005-02-25
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/m5
Steve Reinhardt
2005-02-25
Merge zizzer:/z/m5/Bitkeeper/m5
Ron Dreslinski
2005-02-25
Make the SimConsole device dump its output to a file by default
Nathan Binkert
2005-02-25
Fix timing modeling of faults: functionally the very next instruction after
Steve Reinhardt
2005-02-24
Merge zizzer:/bk/m5 into zeep.eecs.umich.edu:/z/saidi/work/m5
Ali Saidi
2005-02-24
if we have an invalid addr and it's not a miss-speculation panic
Ali Saidi
2005-02-24
Fix an error with Exclusive state and timing coherence
Ron Dreslinski
[prev]
[next]