index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2018-06-06
arch-arm: Perform stage 2 lookups using the EL2 state
Andreas Sandberg
2018-06-06
arch-arm: Respect EL from translation type
Andreas Sandberg
2018-06-06
arch-arm: Fix page size handling when merging stage 1 and 2
Andreas Sandberg
2018-06-06
dev, arm: Add support for HYP & secure timers
Andreas Sandberg
2018-06-06
arch-arm: Adjust breakpoint EC depending on source state
Andreas Sandberg
2018-06-01
mem-cache: Privatize extractSet
Daniel R. Carvalho
2018-06-01
mem-cache: Create an address aware TempCacheBlk
Daniel R. Carvalho
2018-06-01
mem-cache: Fix secure bit modification
Daniel R. Carvalho
2018-05-31
mem-cache: Replace block visitor with std::function
Nikos Nikoleris
2018-05-31
mem-cache: Fix include directives in the cache related classes
Nikos Nikoleris
2018-05-31
mem-cache: Add a non-coherent cache
Nikos Nikoleris
2018-05-31
mem-cache: Move cache bypass mechanism to the ports
Nikos Nikoleris
2018-05-31
mem-cache: Adopt a more sensible cache class hierarchy
Nikos Nikoleris
2018-05-31
mem-cache: Add helper function to perform evictions
Nikos Nikoleris
2018-05-31
mem-cache: Delegate block invalidation to block allocation
Nikos Nikoleris
2018-05-31
mem-cache: Refactor the recvAtomic function
Nikos Nikoleris
2018-05-31
mem-cache: Refactor the cache recvTimingReq function
Nikos Nikoleris
2018-05-31
mem-cache: Refactor the cache recvTimingResp function
Nikos Nikoleris
2018-05-31
mem-cache: Fix RandomReplData
Daniel R. Carvalho
2018-05-30
gpu-compute: use X86ISA::TlbEntry over GpuTlbEntry
Brandon Potter
2018-05-30
dev: Exit correctly in dist-gem5 for SE mode
Michael LeBeane
2018-05-30
mem-cache: Determine if an MSHR has requests from another cache
Nikos Nikoleris
2018-05-29
arch-arm: ISA param for treating MISCREG_IMPDEF_UNIMPL as NOP
Giacomo Travaglini
2018-05-29
arch-arm: Remove unusued MISCREG_A64_UNIMPL
Giacomo Travaglini
2018-05-29
arch-arm: MPIDR.MT = 1 in a multithreaded system
Giacomo Travaglini
2018-05-29
arch-arm: S3_<op1>_<Cn>_<Cm>_<op2> are Implementation defined
Giacomo Travaglini
2018-05-29
cpu: Avoid unnecessary dynamic_pointer_cast in atomic model
Giacomo Travaglini
2018-05-29
arch-arm: Implement ARMv8.1 TTBR1_EL2 register
Giacomo Travaglini
2018-05-29
arch-arm: Add E2H bit to HCR_EL2 System register
Giacomo Travaglini
2018-05-24
x86: Add op classes to the MediaOps.
Gabe Black
2018-05-18
mem: Add support for more flexible DRAM timing and topologies
Wendy Elsasser
2018-05-18
mem: Optimize self-refresh entry
Wendy Elsasser
2018-05-17
mem-cache: Move reference count stats update to blk invalidation
Nikos Nikoleris
2018-05-17
mem-cache: Remove isTouched field from the CacheBlk
Nikos Nikoleris
2018-05-17
mem-cache: Move replacements stat to the base cache class
Nikos Nikoleris
2018-05-17
base: Add M5 flag for [[nodiscard]] attribute
Nikos Nikoleris
2018-05-17
mem-cache: Simplify writeback for the tempBlock in recvTimingResp
Nikos Nikoleris
2018-05-16
arch-arm: Fix semihosting arg count for SYS_GET_CMDLINE
Andreas Sandberg
2018-05-16
arch-arm: Add support for semihosting STDIO redirection
Andreas Sandberg
2018-05-16
style: fix amd license and style issues
Tony Gutierrez
2018-05-15
gpu-compute: Cleanup the scheduler a bit
Tony Gutierrez
2018-05-12
arch-riscv: Update CSR implementations
Alec Roelke
2018-05-09
sim: Remove trailing dot when assigning a master's name
Giacomo Travaglini
2018-05-09
base, dev: Fix port message for vnc and terminal
Andreas Sandberg
2018-05-08
arch-x86, arch-power: fix calls to bits and insertBits
Matt Sinclair
2018-05-08
mem-cache: Create block insertion function
Daniel R. Carvalho
2018-05-08
arch-arm: Map ID_x_EL1 registers to AArch32 version
Giacomo Travaglini
2018-05-08
dev: Add support for a simple debug UART
Andreas Sandberg
2018-05-04
scons: Fix --with-ubsan/asan compilation flags
Giacomo Travaglini
2018-05-03
mem-ruby: Consistent dprintf formats for issue outcomes
Brad Beckmann
[next]