summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2012-08-16Alpha System: override startup(), instead of loadState()Nilay Vaish
2012-08-15O3,ARM: fix some problems with drain/switchout functionality and add Drain DP...Anthony Gutierrez
2012-08-15configs: add option for repeatedly switching back-and-forth between cpu types.Anthony Gutierrez
2012-08-15stats: Update stats for syscall emulation Linux kernel changes.Ali Saidi
2012-08-15sysemul: bump all linux versions of for syscal emulation to 3.0.Ali Saidi
2012-08-10Ruby: Clean up topology changesJason Power
2012-08-08System: set kernel to null, if unspecified.Nilay Vaish
2012-08-06syscall emulation: Enabled getrlimit and getrusage for x86.Marc Orr
2012-08-06SETranslatingPortProxy: fix bug in tryReadString()Steve Reinhardt
2012-08-06process: add progName() virtual functionSteve Reinhardt
2012-08-06syscall_emul: clean up open() code a bit.Steve Reinhardt
2012-08-06str: add an overloaded startswith() utility methodSteve Reinhardt
2012-08-06syscall emulation: Clean up ioctl handling, and implement for x86.Marc Orr
2012-08-06Simulation.py: move code related to checkpointing to functionsNilay Vaish
2012-08-06Config: change how cpu class is setNilay Vaish
2012-08-01Ruby NetDest: add assert for bad element in netdestJason Power
2012-07-30stats: revert pc-simple-timing-ruby-MESI_CMP_directory to before last updateAli Saidi
2012-07-28stats: fix some miss-committed changes from the icache changeAli Saidi
2012-07-27util: Fix issues with style checker.Nathanael Premillieu
2012-07-27stats: update stats for icache change not allowing dirty dataAli Saidi
2012-07-27dma: remove unused variableAnthony Gutierrez
2012-07-27checker: make checker cpu id match its host's cpu idAnthony Gutierrez
2012-07-27cache: don't allow dirty data in the i-cacheAnthony Gutierrez
2012-07-27ARM: fix value of MISCREG_CTR returned by readMiscReg()Anthony Gutierrez
2012-07-23Config: Use clock option in se/fs script and pass to switch_cpusAndreas Hansson
2012-07-23Bridge: Use EventWrapper instead of Event subclass for sendEventAndreas Hansson
2012-07-23test: Update eio ref outputs due to recent changesSteve Reinhardt
2012-07-23test: Restore eio ref files clobbered in rev 8800b05e1cb3.Steve Reinhardt
2012-07-22Regression: Update stats due to changes to x86 cpuid instructionNilay Vaish
2012-07-22X86 CPUID: Return false if unknown processor familyNilay Vaish
2012-07-21Regression: Fix topologies path in failing pc-simple-timing-rubyAndreas Hansson
2012-07-19Added tag stable_2012_06_28 for changeset f75ee4849c40Steve Reinhardt
2012-07-19Added tag stable_2012_02_02 for changeset 549b72de8f72Steve Reinhardt
2012-07-12Mem: Make SimpleMemory single portedAndreas Hansson
2012-07-12scons: Add LIBRARY_PATH from the user environment to SconsAndreas Hansson
2012-07-12Regression: update ruby.stats fileNilay Vaish
2012-07-12Ruby: remove config information from ruby.statsNilay Vaish
2012-07-12Ruby: remove some unused stuff from SLICC filesNilay Vaish
2012-07-11x86: added page size in bytes tlb entry functionBrad Beckmann
2012-07-11ruby: improved DRAM reset commentBrad Beckmann
2012-07-10regress: ruby stat additions and config changesBrad Beckmann
2012-07-10syscall emulation: Add the futex system call.Marc Orr
2012-07-10x86: logSize and lruSeq are now optional ckpt paramsBrad Beckmann
2012-07-10Add hook to call map() on Process from python.Steve Reinhardt
2012-07-10# User Brad Beckmann <Brad.Beckmann@amd.com>Brad Beckmann
2012-07-10ruby: remove the cpu assumptions for the random testerBrad Beckmann
2012-07-10# User Brad Beckmann <Brad.Beckmann@amd.com>Brad Beckmann
2012-07-10imported patch jason/slicc-external-structure-fixBrad Beckmann
2012-07-10ruby: banked cache array resource modelBrad Beckmann
2012-07-10ruby: tag and data cache access supportJoel Hestness