summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2014-07-28mem: refactor LRU cache tags and add random replacement tagsAnthony Gutierrez
2014-07-28arm: make the PseudoLRU tags the default for the O3_ARM_v7aL2Anthony Gutierrez
2014-07-28stats: Bump stats for the regressions using the minor CPUAndreas Hansson
2014-07-23cpu: Minor CPU add regression tests for ARM and ALPHAAndrew Bardsley
2014-07-23cpu: `Minor' in-order CPU modelAndrew Bardsley
2014-07-19stats: update for syscall DPRINTF changeSteve Reinhardt
2014-07-19syscall emulation: fix fast build issueSteve Reinhardt
2014-07-18x86: make PioBus return BadAddress errorsBinh Pham
2014-07-18sim: remove unused MemoryModeStrings arraySteve Reinhardt
2014-07-18kern: get rid of unused linux syscall filesSteve Reinhardt
2014-07-18syscall emulation: fix DPRINTF arg ordering bugSteve Reinhardt
2014-07-09base: fix operator== for comparing EthAddr objectsAnthony Gutierrez
2014-07-02base: fix some bugs in EthAddrAnthony Gutierrez
2014-07-01util: Add DVFS perfLevel to checkpoint upgrade scriptRadhika Jagtap
2014-06-30power: Add basic DVFS support for gem5Stephan Diestelhorst
2014-06-30mem: DRAMPower trace formatting scriptAndreas Hansson
2014-06-30mem: DRAMPower trace outputAndreas Hansson
2014-06-30mem: Add bank and rank indices as fields to the DRAM bankAndreas Hansson
2014-06-30mem: Extend DRAM row bits from 16 to 32 for larger densitiesAndreas Hansson
2014-06-30cpu: implement a bi-mode branch predictorAnthony Gutierrez
2014-06-30arm: make the bi-mode predictor the default for O3_ARM_v7a_BPAnthony Gutierrez
2014-06-22stats: update for O3 changesSteve Reinhardt
2014-06-21x86: fix table walker assertionBinh Pham
2014-06-21o3: make dispatch LSQ full check more selectiveBinh Pham
2014-06-21o3: split load & store queue full cases in renameBinh Pham
2014-06-10scons: Bump the compiler version to gcc 4.6 and clang 3.0Andreas Hansson
2014-06-09Util: Do not style check symlinksJoel Hestness
2014-06-09sim: More rigorous clocking commentsJoel Hestness
2014-06-04ext: Add a McPAT regression testerYasuko Eckert
2014-06-03ext: McPAT interface changes and fixesYasuko Eckert
2014-06-03ext: change McPAT to not force compile in 32-bit mode.Yasuko Eckert
2014-06-03ext: Redirect McPAT object filesYasuko Eckert
2014-05-31style: eliminate equality tests with true and falseSteve Reinhardt
2014-05-24stats: changes due to recent o3 patch.Nilay Vaish
2014-05-23stats: changes due to o3 cpu and ruby message buffer patchesNilay Vaish
2014-05-23ruby: slicc: remove unused ids DNUCA*Nilay Vaish
2014-05-23ruby: remove old protocol documentationNilay Vaish
2014-05-23ruby: message buffer: drop dequeue_getDelayCycles()Nilay Vaish
2014-05-23cpu: o3: remove stat totalCommittedInstsNilay Vaish
2014-05-15config: remove unecessary assignment of etherlink interfacesAnthony Gutierrez
2014-05-12syscall emulation: clean up & comment SyscallReturnSteve Reinhardt
2014-05-12tests: update t1000 & pc-switcheroo-full statsSteve Reinhardt
2014-05-10tests: update eio ref outputs for new statsSteve Reinhardt
2014-05-09stats: Bump stats for the fixes, and mostly DRAM controller changesAndreas Hansson
2014-05-09config: Bump DRAM sweep bus speed to match DDR4 configAndreas Hansson
2014-05-09tests: Reflect name change in DRAM testsAndreas Hansson
2014-05-09mem: Update DDR3 and DDR4 based on datasheetsAndreas Hansson
2014-05-09mem: Add DRAM cycle timeAndreas Hansson
2014-05-09mem: Simplify DRAM response schedulingAndreas Hansson
2014-05-09mem: Add precharge all (PREA) to the DRAM controllerAndreas Hansson
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 14:44:39 +0000