summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2011-03-02Statetrace: Rename i386 to i686.Gabe Black
2011-03-02Statetrace: Fix the i686 detection macro.Gabe Black
2011-03-02Statetrace: Use sys/user.h instead of linux/user.h.Gabe Black
2011-03-02Statetrace: Tweak the help for the -nt option.Gabe Black
2011-03-02Statetrace: Accomodate cross compiling statetrace with scons.Gabe Black
2011-03-02Statetrace: Convert the build to scons.Gabe Black
2011-03-02Statetrace: Allow the user to override CXX.Gabe Black
2011-03-02Statetrace: Get rid of explicit register name handling.Gabe Black
2011-03-02Statetrace: Kill the printer functionality in statetrace.Gabe Black
2011-03-02Statetrace: Clean up style.Gabe Black
2011-03-02X86: Use the npc as the pc when doing a nativetrace, not what M5 considers th...Gabe Black
2011-03-02X86: Decode the mysterious and elusive ffreep x87 instruction.Gabe Black
2011-03-01Spelling: Fix the a spelling error by changing mmaped to mmapped.Gabe Black
2011-03-01X86: Update stats for the x86 o3 hello world regression.Gabe Black
2011-03-01X86: Mark IO reads and writes as non-speculative.Gabe Black
2011-03-01X86: Mark prefetches as such in their instruction and request flags.Gabe Black
2011-03-01Ruby: Fix DPRINTF bugs in PerfectSwitch and MessageBufferNilay Vaish
2011-03-01SCons: Separately label the global non-sticky options.Gabe Black
2011-03-01Ruby: Mention that Ruby's bound checking option only applies to Ruby.Gabe Black
2011-02-27X86: If PCI config space is disabled, pass through to regular IO addresses.Gabe Black
2011-02-27X86: Update X86_FS stats.Gabe Black
2011-02-27X86: Use regular read requests in the walker instead of read exclusive.Gabe Black
2011-02-27inorder: bzip2 regression updateKorey Sewell
2011-02-26getopt: Remove GPL code.Nathan Binkert
2011-02-25Ruby: Remove store bufferNilay Vaish
2011-02-25Ruby: Remove librubyNilay Vaish
2011-02-25Ruby: Make Address.hh independent of RubySystemNilay Vaish
2011-02-25Ruby: Make DataBlock.hh independent of RubySystemNilay Vaish
2011-02-25O3CPU: Fix iqCount and lsqCount SMT fetch policies.Timothy M. Jones
2011-02-24Configs: Explicitly import env in Benchmarks.pyGabe Black
2011-02-23regress: MOESI_hammer memtest updatesBrad Beckmann
2011-02-23ruby: automate permission settingBrad Beckmann
2011-02-23MOESI_hammer: cache probe address clean upBrad Beckmann
2011-02-23ruby: cleaned up access permission enumBrad Beckmann
2011-02-23ruby: removed unsupported protocol filesBrad Beckmann
2011-02-23inorder: add 00.gzip and 60.bzip2 regression testsKorey Sewell
2011-02-23inorder: InstSeqNum bugKorey Sewell
2011-02-23inorder: dyn inst initializationKorey Sewell
2011-02-23inorder: cache packet handlingKorey Sewell
2011-02-23ARM: Update regression tests for preceeding changes.Ali Saidi
2011-02-23Mem: Print out memory when access > 8 bytesAli Saidi
2011-02-23ARM: Set ITSTATE correctly after FlushPipeAli Saidi
2011-02-23ARM: This panic can be hit during misspeculation so it can't exist.Ali Saidi
2011-02-23ARM: Bad interworking warn way to noisy when running real code w/misspeculation.Ali Saidi
2011-02-23O3: When a prefetch causes a fault, don't record it in the instAli Saidi
2011-02-23ARM: NEON instruction templates modified to set the predicate flag to false w...Giacomo Gabrielli
2011-02-23O3: If there is an outstanding table walk don't let the inst queue sleep.Ali Saidi
2011-02-23ARM: Squash state on FPSCR stride or len write.Ali Saidi
2011-02-23ARM: Mark store conditionals as such.Matt Horsnell
2011-02-23ARM: Do something for ISB, DSB, DMBAli Saidi