summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2018-11-05systemc: Explicitly keep the sc_port bind alongside sc_in's version.Gabe Black
2018-11-05systemc: Change how SC_BIND_PROXY_NIL is initialized.Gabe Black
2018-11-05systemc: Get rid of implementations for some disabled sc_vector methods.Gabe Black
2018-11-05systemc: Move a function after the class it uses internally.Gabe Black
2018-11-05systemc: Get rid of an unused private member in sc_clock.Gabe Black
2018-11-05mem-cache: Rename the tag class init function to tagsInit.Gabe Black
2018-11-05mem: Use Packet writing functions instead of memcpyDaniel R. Carvalho
2018-11-05mem-cache: Fix double block invalidationDaniel R. Carvalho
2018-11-05arch, arm: Return s1Req upon fault in s2LookupAnouk Van Laer
2018-11-05arch, arm: Effect of AT instructions on descriptor handlingAnouk Van Laer
2018-11-02util: Add some examples for using systemc code within gem5.Gabe Black
2018-11-02util: Move the existing systemc example into a subdirectory.Gabe Black
2018-10-30syscall_emul: fix openat when directory does not end in "/"Ciro Santilli
2018-10-29syscall_emul: implement arm openatCiro Santilli
2018-10-29arch-arm: FIXUP for the add PRFM PST instruction commitYuetsu Kodama
2018-10-26mem-ruby: Fix MOESI_CMP_directory in ports orderNikos Nikoleris
2018-10-26arch-arm: We add PRFM PST instruction for armyuetsu.kodama
2018-10-26arch-arm: IMPDEF for SYS instruction with CRn = {11, 15}Giacomo Travaglini
2018-10-26arch-arm: AArch64 Instruction for MISCREG_IMPDEF_UNIMPLGiacomo Travaglini
2018-10-26arch-arm: Refactor AArch64 MSR/MRS trappingGiacomo Travaglini
2018-10-26arch-arm: Trap to EL2 only if not in Secure StateGiacomo Travaglini
2018-10-26arch-arm: Fix HVC trapping beahviourGiacomo Travaglini
2018-10-26arch-arm: CPTR_EL3.TCPAC traps EL2 accesses to CPACR_EL1Giacomo Travaglini
2018-10-26tests: Convert AddrRangeMap unit test to a GTestAndreas Sandberg
2018-10-26tests: Convert CircleBuf unit test to a GTestAndreas Sandberg
2018-10-22mem-cache: Move evictBlock(CacheBlk*, PacketList&) to baseDaniel R. Carvalho
2018-10-19config: add --param to fs.py, se.py and fs_bigLITTLE.pyCiro Santilli
2018-10-19python: Add utility function to override config parametersCiro Santilli
2018-10-19arm: treat aarch64 hints as NOPs instead of panicCiro Santilli
2018-10-19arm: update hint instruction decoding to match ARMv8.5Ciro Santilli
2018-10-18mem-cache: Fix unused variable warning in FALRU:invalidate()Nikos Nikoleris
2018-10-18mem: Add write coalescing and write-no-allocate to the cachesNikos Nikoleris
2018-10-18mem: Delay servicing an MSHR after its allocationNikos Nikoleris
2018-10-18mem: Restructure whole-line writes to simplify write mergingNikos Nikoleris
2018-10-18mem: Determine if an MSHR does a whole-line writeNikos Nikoleris
2018-10-18mem: Mark the guest endianness packet accessors as deprecated.Gabe Black
2018-10-18null: Stop specifying an endianness in isa_traits.hh.Gabe Black
2018-10-18mem: Explicitly specify the endianness in the abstract memory.Gabe Black
2018-10-17gpu-compute: Explicitly use little endian packet accessors.Gabe Black
2018-10-17arch: Include some additional headers in arch/generic/mmapped_ipr.cc.Gabe Black
2018-10-17dev: Remove using namespace TheISA in uart8250.cc.Gabe Black
2018-10-17dev: Explicitly specify the endianness for packet accessors.Gabe Black
2018-10-17python: Stop conditionally excluding code from pyobject.ccGabe Black
2018-10-17dev: Build most of the networking devices in the NULL_ISA build.Gabe Black
2018-10-17dev: Build the PCI device models even in NULL_ISA builds.Gabe Black
2018-10-17arch: Get rid of the unused type AnyReg.Gabe Black
2018-10-17dev-arm: Don't panic when EOIR a non active PPIAdrien Pesle
2018-10-17dev-arm: Fix Gicv2 distributor group registerAdrien Pesle
2018-10-16systemc: Get rid of leftovers from unimplemented warnings past.Gabe Black
2018-10-16systemc: Implement Object::simcontext().Gabe Black