index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
alpha
/
isa_desc
Age
Commit message (
Expand
)
Author
2006-02-08
Moved the alpha isa_desc to conform to the new naming system.
Gabe Black
2005-11-19
add symbol opcode
Ali Saidi
2005-11-09
A couple of FP-related fixes (prompted by Adam having trouble
Steve Reinhardt
2005-09-24
Clean up indentation in isa_desc.
Steve Reinhardt
2005-09-11
Explicitly handle rounding on FP-to-integer conversions.
Steve Reinhardt
2005-08-30
Build options are set via a build_options file in the
Steve Reinhardt
2005-06-05
Many files:
Steve Reinhardt
2005-06-05
added copyright
Ali Saidi
2005-06-04
shuffle files around for new directory structure
Nathan Binkert
2005-05-03
Large update of several parts of my code. The most notable change is the inc...
Kevin Lim
2005-03-08
Hand-merge static_inst.hh. These execute functions are within an external fi...
Kevin Lim
2005-03-01
Two fixes to try and get TLB miss cost more in line with real platform:
Steve Reinhardt
2005-03-01
Add a new operation class for IPR accesses, and have IPR-accessing
Steve Reinhardt
2005-02-25
Make all StaticInst methods const. StaticInst objects represent a
Steve Reinhardt
2005-02-25
Initial light-weight OoO CPU checkin, along with gcc-3.4 fixes.
Kevin Lim
2005-02-04
Hand merge
Kevin Lim
2005-02-03
Add support for CPU models to execute the effective
Steve Reinhardt
2005-01-11
Merge changes.
Kevin Lim
2004-11-13
Macros are nasty, so let's get rid of them. Convert all
Nathan Binkert
2004-09-20
Update copies to work around alignment faults.
Erik Hallnor
2004-08-20
Check in of new CPU. This checkin works under non-Fullsystem mode, with no c...
Kevin Lim
2004-08-02
added m5 debug and m5 switch cpu instruction (doesn't work yet) and
Ali Saidi
2004-07-01
implement the readfile pseudo instruction that will read
Nathan Binkert
2004-06-22
pull from head before pushing linux tree
Ali Saidi
2004-06-15
Get software prefetching to work in full-system mode.
Steve Reinhardt
2004-06-10
Fixes for detailed boot, made cttz and ctlz instructions more compact,
Ali Saidi
2004-06-04
Added ctlz and cttz instructions to isa_desc for use in the PAL code.
Ali Saidi
2004-05-31
Renamed OpClass enum members: they all end in 'Op' now.
Steve Reinhardt
2004-05-18
Replace explicit xc->misspeculating() tests in execute() methods
Steve Reinhardt
2004-05-17
Significant changes to ISA description to completely factor
Steve Reinhardt
2004-05-13
remove the annotation junk
Nathan Binkert
2004-05-10
Do a better job of factoring out CPU model in ISA description.
Steve Reinhardt
2004-03-04
Reenable functioning copies.
Erik Hallnor
2004-03-04
Automerged
Erik Hallnor
2004-03-04
Copy implementations
Erik Hallnor
2004-02-29
Remove copys from isa_desc, and implement a store and forward bus bridge
Erik Hallnor
2004-02-29
fix rpcc
Nathan Binkert
2004-02-28
Fix handling of rpcc in full-system mode.
Steve Reinhardt
2004-02-27
Added copy instructions to the ISA. Well it didn't break anything yet...
Erik Hallnor
2004-02-26
Make SW prefetch flag a parameter again, and add code to make
Steve Reinhardt
2004-02-09
Add support for memory barriers.
Steve Reinhardt
2004-02-04
Add support for "serializing" instructions that flush
Steve Reinhardt
2004-02-03
Fix bug: forgot branchTarget() method on indirect branches.
Steve Reinhardt
2004-01-27
a bunch of warning fixes
Nathan Binkert
2003-12-16
Fix previously committed call_pal fix... the main problem was in the
Steve Reinhardt
2003-12-15
Fixes for full-system call_pal instruction.
Steve Reinhardt
2003-12-09
Generate a fault when a privileged PAL call is
Steve Reinhardt
2003-11-03
Automerge
Steve Reinhardt
2003-11-03
Minor changes to instruction trace output.
Steve Reinhardt
2003-11-03
Make it so the quiesce instruction is conditionally enabled
Nathan Binkert
[next]