index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
example
/
memtest.py
Age
Commit message (
Expand
)
Author
2016-11-30
mem: Split the hit_latency into tag_latency and data_latency
Sophiane Senni
2016-02-10
mem: Move the point of coherency to the coherent crossbar
Andreas Hansson
2015-12-17
configs: Make the default memtest behaviour more complex
Andreas Hansson
2015-11-06
config: Update memtest to stress test clean writebacks
Andreas Hansson
2015-11-06
config: Update memtest to stress test cache clusivity
Andreas Hansson
2015-08-21
mem: Add explicit Cache subclass and make BaseCache abstract
Andreas Hansson
2015-07-03
mem: Remove redundant is_top_level cache parameter
Andreas Hansson
2015-03-19
config: Add soak test for memtest.py
Andreas Hansson
2015-03-02
mem: Move crossbar default latencies to subclasses
Andreas Hansson
2015-02-16
config: Add memcheck stress test
Andreas Hansson
2015-02-11
config: Revamp memtest to allow testers on any level
Andreas Hansson
2015-02-11
cpu: Tidy up the MemTest and make false sharing more obvious
Andreas Hansson
2014-09-20
mem: Rename Bus to XBar to better reflect its behaviour
Andreas Hansson
2014-08-10
config: Fix cache latency param in mem test
Radhika Jagtap
2013-10-17
config: Fix memtest example script
Ali Saidi
2013-07-18
config: Update script to set cache line size on system
Andreas Hansson
2013-06-27
sim: Add the notion of clock domains to all ClockedObjects
Akash Bagdia
2013-06-27
config: Add a system clock command-line option
Akash Bagdia
2012-09-27
Configs: Fix memtest cache latency to match new parameters
Andreas Hansson
2012-09-27
Configs: Fix memtest.py by moving the system port
Andreas Hansson
2012-07-12
Mem: Make SimpleMemory single ported
Andreas Hansson
2012-05-31
Bus: Split the bus into a non-coherent and coherent bus
Andreas Hansson
2012-04-06
MEM: Enable multiple distributed generalized memories
Andreas Hansson
2012-02-14
MEM: Fix residual bus ports and make them master/slave
Andreas Hansson
2012-01-28
SE/FS: Make SE vs. FS mode a runtime parameter.
Gabe Black
2010-08-25
memtest: scale associativity and mshrs according to config
Steve Reinhardt
2010-08-17
sim: make Python Root object a singleton
Steve Reinhardt
2009-09-22
python: Move more code into m5.util allow SCons to use that code.
Nathan Binkert
2007-07-15
Fix up a bunch of multilevel coherence issues.
Steve Reinhardt
2007-07-15
Fix problem with unset max_loads in memtest.
Steve Reinhardt
2007-07-15
Punt on old -n/-c memtest args.
Steve Reinhardt
2007-07-15
Add --force-bus option to memtest.py.
Steve Reinhardt
2007-07-14
New tree-based algorithm for creating more complex cache hierarchies.
Steve Reinhardt
2007-06-27
Get rid of coherence protocol object.
Steve Reinhardt
2007-06-21
Getting closer...
Steve Reinhardt
2007-06-17
More major reorg of cache. Seems to work for atomic mode now,
Steve Reinhardt
2007-05-22
memtest.py:
Steve Reinhardt
2007-05-19
PhysicalMemory has vector of uniform ports instead of one special one.
Steve Reinhardt
2006-11-12
Update for maxtick in splash2/memtest configs
Ron Dreslinski
2006-10-20
Give physical memory some latency to stress the system
Ron Dreslinski
2006-10-20
Add a config file in the example with the memtester and some parser options.
Ron Dreslinski
