summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/formats/uncond.isa
AgeCommit message (Expand)Author
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2012-03-01ARM: Add limited CP14 support.Matt Horsnell
2010-08-23ARM: Implement DSB, DMB, ISBGene Wu
2010-08-23ARM: Implement CLREXGene Wu
2010-08-23ARM: BX instruction can be contitional if last instruction in a IT blockGene Wu
2010-07-15ARM: Make an SRS instruction with a bad mode cause an undefined instruction f...Gabe Black
2010-06-02ARM: Decode the neon instruction space.Gabe Black
2010-06-02ARM: Make sure undefined unconditional ARM instructions decode as such.Gabe Black
2010-06-02ARM: Decode ARM unconditional MRC and MCR instructions.Gabe Black
2010-06-02ARM: Decode the unconditional version of ARM fp instructions.Gabe Black
2010-06-02ARM: Decode the CPS instruction.Gabe Black
2010-06-02ARM: Decode the SRS instruction.Gabe Black
2010-06-02ARM: Decode the setend instruction.Gabe Black
2010-06-02ARM: Decode the RFE instruction.Gabe Black
2010-06-02ARM: Decode the nop instruction.Gabe Black
2010-06-02ARM: Implemented prefetch instructions/decoding (pli, pld, pldw).Gabe Black
2010-06-02ARM: Decode unconditional ARM instructions.Gabe Black