index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
formats
/
formats.isa
Age
Commit message (
Expand
)
Author
2017-08-28
x86: Add a "CondInst" format for conditionally decoded instructions.
Gabe Black
2014-11-06
x86 isa: This patch attempts an implementation at mwait.
Marc Orr
2010-10-22
X86: Make nop a regular, non-microcoded instruction.
Gabe Black
2010-05-23
copyright: Change HP copyright on x86 code to be more friendly
Nathan Binkert
2008-10-12
X86: Implement CPUID with a magical function instead of microcode.
Gabe Black
2007-08-07
X86: Add a format to handle string instructions which can use the repe and re...
Gabe Black
2007-07-19
x86 fixes
Gabe Black
2007-04-06
Refactored the x86 isa description some more. There should be more seperation...
Gabe Black
2007-04-03
A batch of changes and fixes. Macroops are now generated automatically, multi...
Gabe Black
2007-03-21
Start implementing groups of instructions which do the same thing on differen...
Gabe Black
2007-03-21
Break out the one and two byte opcodes into different files. Also change what...
Gabe Black
2007-03-05
Stub decoder. This is probably even farther from finished than it looks...
Gabe Black
