index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
insts
/
romutil.py
Age
Commit message (
Expand
)
Author
2016-02-06
style: remove trailing whitespace
Steve Reinhardt
2009-05-28
X86: Keep track of more descriptor state to accomodate KVM.
Gabe Black
2009-04-19
X86: Explicitly use the right width in a few places that need a 64 bit value.
Gabe Black
2009-04-19
X86: Make the interrupt entering microcode record the value to use, not actua...
Gabe Black
2009-04-19
X86: Implement the INIT IPI.
Gabe Black
2009-02-25
X86: Implement IST stack switching.
Gabe Black
2009-02-25
X86: Use atCPL0 for accesses that are part of CPU machinery.
Gabe Black
2009-02-25
X86: Move where CS is set so CPL checks work out.
Gabe Black
2009-02-25
X86: Make exceptions handle stack switching.
Gabe Black
2009-02-01
X86: All x86 fault classes now attempt to do something useful.
Gabe Black
2009-02-01
X86: Make the long mode interrupt/exception microcode handle an error code.
Gabe Black
2009-02-01
X86: Make the chks microop check for the right int descriptor type.
Gabe Black
2009-02-01
X86: Touch up the interrupt entering microcode.
Gabe Black
2008-10-12
X86: Implement entering an interrupt in microcode.
Gabe Black