index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
insts
/
rotate_and_shift
Age
Commit message (
Expand
)
Author
2007-09-19
X86: Put in stubs for x87, 64 bit and 128 bit SIMD instruction microcode.
Gabe Black
2007-08-26
X86: Make shift instructions set some of the flags they're supposed to.
Gabe Black
2007-08-04
X86: Start implementing segmentation support.
Gabe Black
2007-07-26
X86: Implement rotate-by-one instructions, and make register rotates use regi...
Gabe Black
2007-07-26
X86: Implement shift-by-one instructions, and make register shifts use regist...
Gabe Black
2007-07-24
Fix immediate shifts. Implement register shifts.
Gabe Black
2007-07-24
Fix immediate rotates and add register ones.
Gabe Black
2007-07-21
Implemented and hooked in xchg, rotate with carry, and ret instructions
Gabe Black
2007-07-20
Fixed the distinction between far and near versions of jmp, call and ret. Imp...
Gabe Black
2007-07-20
Define and fill out a lot of different instructions and instruction versions....
Gabe Black
2007-06-08
Move the microcode assembly to a python package instead of isa_parser files. ...
Gabe Black
