| Age | Commit message (Expand) | Author |
|---|---|---|
| 2019-03-18 | invisispec-1.0 source | Iru Cai |
| 2010-08-23 | X86: Mark serializing macroops and regular instructions as such. | Gabe Black |
| 2010-05-23 | copyright: Change HP copyright on x86 code to be more friendly | Nathan Binkert |
| 2009-02-27 | X86: Make instructions that use intseg preserve all 8 bytes of their addresses. | Gabe Black |
| 2008-06-12 | X86: Bypass unaligned access support for register addressed MSRs. | Gabe Black |
| 2008-06-12 | X86: Add in some support for the tsc register. | Gabe Black |
| 2008-01-12 | X86: Fix the wrmsr instruction. | Gabe Black |
| 2007-11-12 | X86: Fix a stupid typo where WRMSR and RDMSR were switched, and add a debug s... | Gabe Black |
| 2007-10-12 | X86: Implement MSR reads and writes and the wrsmr and rdmsr instructions. | Gabe Black |
 |
index : gem5 | |
| gem5 |
| summaryrefslogtreecommitdiff |