summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa
AgeCommit message (Expand)Author
2019-09-19arch-x86: Change warn to warn_once for NT instructionsHoa Nguyen
2019-09-18arch, x86: Rework the debug faults and microops.Gabe Black
2019-09-05arch-x86: Adding warning for movntiPouya Fotouhi
2019-09-05arch-x86: implement movntq/movntdq instructionsPouya Fotouhi
2019-08-15x86: Make unsuccessful CPUID instructions zero the result.Gabe Black
2019-07-16arch-x86: add unconditional tag to calls/returnsHoa Nguyen
2019-05-31x86: fix movsd bug on %xmm registerBrandon Potter
2019-02-12python: Replace dict.has_key with 'key in dict'Andreas Sandberg
2019-01-31x86: Stop using/defining some ISA specific register types.Gabe Black
2019-01-31arch: cpu: Rename *FloatRegBits* to *FloatReg*.Gabe Black
2018-11-21x86: Get rid of a problematic DPRINTF in PremFp.Gabe Black
2018-05-24x86: Add op classes to the MediaOps.Gabe Black
2018-05-02arch-x86: implement movntps/movntpd SSE instsSteve Reinhardt
2018-05-02x86: Add a ld/st microop flag for marking an access uncacheable.Gabe Black
2018-03-15x86: Add bitfields which can gather/scatter bases and limits.Gabe Black
2018-03-14x86: Simplify the implementations of RDTSC and RDTSCP slightly.Gabe Black
2018-03-14x86: Implement the RDTSCP instruction.Gabe Black
2018-03-14x86: Mark the RDTSC instruction as .serialize_before.Gabe Black
2018-03-14x86: Replace the .serializing directive with .serialize_(before|after).Gabe Black
2018-01-23arch-x86: Adding clflush, clflushopt, clwb instructionsSwapnil Haria
2017-12-23riscv,x86: Stop using the arch Nop machine instruction unnecessarily.Gabe Black
2017-12-14misc: Updates for gcc7.2 for x86Jason Lowe-Power
2017-12-14x86: Use operand size 4 when it would be 2 for cmpxchg8b.Gabe Black
2017-12-13arm,sparc,x86,base,cpu,sim: Replace the Twin(32|64)_t types with.Gabe Black
2017-12-13x86: Rework how "split" loads/stores are handled.Gabe Black
2017-12-06x86: Split apart x87's FSW and TOP, and add a missing break.Gabe Black
2017-12-05x86: LOOP's operand size defaults to 64 bits in 64 bit mode.Gabe Black
2017-12-04misc: Rename misc.(hh|cc) to logging.(hh|cc)Gabe Black
2017-11-07alpha,arm,mips,power,riscv,sparc,x86: Merge exec decl templates.Gabe Black
2017-11-02alpha,arm,mips,power,riscv,sparc,x86,isa: De-specialize ExecContexts.Gabe Black
2017-09-27arch-x86: fix CondInst decoding for MOV to Control RegistersBjoern A. Zeeb
2017-08-28x86: Use the new CondInst format for moves to/from control registers.Gabe Black
2017-08-28x86: Add a "CondInst" format for conditionally decoded instructions.Gabe Black
2017-07-05cpu: Simplify the rename interface and use RegIdRekai Gonzalez-Alberquilla
2017-07-05arch, cpu: Architectural Register structural indexingNathanael Premillieu
2017-05-26x86: Rework how VEX prefixes are decoded.Gabe Black
2017-05-16x86: Fix the multiplication microops.Gabe Black
2015-07-20syscall_emul: [patch 13/22] add system call retry capabilityBrandon Potter
2017-02-10x86: Fix implicit stack addressing in 64-bit modeJason Lowe-Power
2016-11-21x86: fix issue with casting in Cvtf2iTony Gutierrez
2016-10-26dev: Add m5 op to toggle synchronization for dist-gem5.Michael LeBeane
2016-02-06x86: revamp cmpxchg8b/cmpxchg16b implementationAlexandru Dutu
2016-02-06arch, x86: add support for arrays as memory operandsSteve Reinhardt
2016-02-06style: remove trailing whitespaceSteve Reinhardt
2016-01-17cpu. arch: add initiateMemRead() to ExecContext interfaceSteve Reinhardt
2016-01-07pseudo inst,util: Add optional key to initparam pseudo instructionGabor Dozsa
2015-10-06x86: implement rcpps and rcpss SSE instsSteve Reinhardt
2015-10-06x86: implement fild, fucomi, and fucomip x87 instsSteve Reinhardt
2015-07-20x86: x86 instruction-implementation bug fixesDavid Hashe
2015-07-17x86: decode instructions with vex prefixNilay Vaish