index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
regfile.cc
Age
Commit message (
Expand
)
Author
2009-07-08
Registers: Add a registers.hh file as an ISA switched header.
Gabe Black
2009-07-08
Registers: Move the PCs out of the ISAs and into the CPUs.
Gabe Black
2009-07-08
Registers: Eliminate the ISA defined integer register file.
Gabe Black
2009-07-08
Registers: Eliminate the ISA defined floating point register file.
Gabe Black
2009-07-08
Registers: Get rid of the float register width parameter.
Gabe Black
2009-07-08
Registers: Add an ISA object which replaces the MiscRegFile.
Gabe Black
2009-04-21
Commit m5threads package.
Daniel Sanchez
2008-10-12
Get rid of old RegContext code.
Gabe Black
2008-10-12
Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...
Gabe Black
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-09-27
gcc: Add extra parens to quell warnings.
Nathan Binkert
2007-10-02
X86: Fix x87 floating point stack register indexing.
Gabe Black
2007-09-19
X86: Put in the foundation for x87 stack based fp registers.
Gabe Black
2007-07-30
Make the register indices use the appropriate "fold" bit.
Gabe Black
2007-05-31
x86 work that hadn't been checked in.
Gabe Black
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2007-03-05
Add some new source files.
Gabe Black