index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
regfile.hh
Age
Commit message (
Expand
)
Author
2009-07-08
Registers: Add a registers.hh file as an ISA switched header.
Gabe Black
2009-07-08
Registers: Eliminate the ISA defined RegFile class.
Gabe Black
2009-07-08
Registers: Move the PCs out of the ISAs and into the CPUs.
Gabe Black
2009-07-08
X86: Phase out x86's intregfile.hh.
Gabe Black
2009-07-08
Registers: Eliminate the ISA defined integer register file.
Gabe Black
2009-07-08
Registers: Eliminate the ISA defined floating point register file.
Gabe Black
2009-07-08
Registers: Get rid of the float register width parameter.
Gabe Black
2009-07-08
Registers: Add an ISA object which replaces the MiscRegFile.
Gabe Black
2009-05-17
includes: sort includes again
Nathan Binkert
2009-05-17
types: Move stuff for global types into src/base/types.hh
Nathan Binkert
2009-02-25
ISA: Get rid of FlattenIntIndex function.
Gabe Black
2008-10-12
Get rid of old RegContext code.
Gabe Black
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2007-09-19
X86: Put in the foundation for x87 stack based fp registers.
Gabe Black
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2007-03-05
Correct a typo
Gabe Black
2007-03-05
x86 register file includes.
Gabe Black
2007-03-03
Add build hooks for x86.
Gabe Black